



Cover Sheet and Revision Status				
版別 (Rev.)	DCC No	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)
1.0	20190010	13-MAY2019	New issue	Hank Lin



# CS6xDT1G6Q5/Q7

DDR3 Sync DRAM Features1
Key Timing Parameters1
Addressing1
Functional Block Diagrams2
Ball Assignments and Descriptions4
Package Dimensions6
Simplified Bus Interface State Diagram8
Ball Descriptions9
78-Ball FBGA – x4, x8
96-Ball FBGA – x16 Ball Descriptions
Functional Description
Industrial Temperature
General Notes13
Electrical Specifications
Electrical Specifications
Absolute Ratings
Absolute Ratings
Absolute Ratings
Absolute Ratings       14         Table 1: Absolute Maximum Ratings       14         Input / Output Capacitance       15         Table 2: DDR3 Input / Output Capacitance       15         Thermal Characteristics       16         Table 3: Thermal Characteristics       16
Absolute Ratings       14         Table 1: Absolute Maximum Ratings       14         Input / Output Capacitance       15         Table 2: DDR3 Input / Output Capacitance       15         Thermal Characteristics       16
Absolute Ratings       14         Table 1: Absolute Maximum Ratings       14         Input / Output Capacitance       15         Table 2: DDR3 Input / Output Capacitance       15         Thermal Characteristics       16         Table 3: Thermal Characteristics       16
Absolute Ratings       14         Table 1: Absolute Maximum Ratings       14         Input / Output Capacitance       15         Table 2: DDR3 Input / Output Capacitance       15         Thermal Characteristics       16         Table 3: Thermal Characteristics       16         Figure 1: Thermal Measurement Point       16
Absolute Ratings       14         Table 1: Absolute Maximum Ratings       14         Input / Output Capacitance       15         Table 2: DDR3 Input / Output Capacitance       15         Thermal Characteristics       16         Table 3: Thermal Characteristics       16         Figure 1: Thermal Measurement Point       16         Electrical Specifications – IDD Specifications and Conditions       17
Absolute Ratings       14         Table 1: Absolute Maximum Ratings       14         Input / Output Capacitance       15         Table 2: DDR3 Input / Output Capacitance       15         Thermal Characteristics       16         Table 3: Thermal Characteristics       16         Figure 1: Thermal Measurement Point       16         Electrical Specifications – Ipp Specifications and Conditions       17         Table 4: Timing Parameters Used for Ipp Measurements – Clock Units       17
Absolute Ratings       14         Table 1: Absolute Maximum Ratings       14         Input / Output Capacitance       15         Table 2: DDR3 Input / Output Capacitance       15         Thermal Characteristics       16         Table 3: Thermal Characteristics       16         Figure 1: Thermal Measurement Point       16         Electrical Specifications – IDD Specifications and Conditions       17         Table 4: Timing Parameters Used for IDD Measurements – Clock Units       17         Table 5: IDD0 Measurement Loop       18
Absolute Ratings       14         Table 1: Absolute Maximum Ratings       14         Input / Output Capacitance       15         Table 2: DDR3 Input / Output Capacitance       15         Thermal Characteristics       16         Table 3: Thermal Characteristics       16         Figure 1: Thermal Measurement Point       16         Electrical Specifications – Ioo Specifications and Conditions       17         Table 4: Timing Parameters Used for Ioo Measurements – Clock Units       17         Table 5: Ioo0 Measurement Loop       18         Table 6: Ioo1 Measurement Loop       19
Absolute Ratings       14         Table 1: Absolute Maximum Ratings       14         Input / Output Capacitance       15         Table 2: DDR3 Input / Output Capacitance       15         Thermal Characteristics       16         Table 3: Thermal Characteristics       16         Figure 1: Thermal Measurement Point       16         Electrical Specifications – IDD Specifications and Conditions       17         Table 4: Timing Parameters Used for IDD Measurements – Clock Units       17         Table 5: IDD0 Measurement Loop       18         Table 6: IDD1 Measurement Loop       19         Table 7: IDD Measurement Conditions for Power-Down Currents       20
Absolute Ratings       14         Table 1: Absolute Maximum Ratings       14         Input / Output Capacitance       15         Table 2: DDR3 Input / Output Capacitance       15         Thermal Characteristics       16         Table 3: Thermal Characteristics       16         Figure 1: Thermal Measurement Point       16         Electrical Specifications – IDD Specifications and Conditions       17         Table 4: Timing Parameters Used for IDD Measurements – Clock Units       17         Table 5: IDD Measurement Loop       18         Table 6: IDD Measurement Conditions for Power-Down Currents       20         Table 8: IDD2N and IDD3N Measurement Loop       21

ii



# CS6xDT1G6Q5/Q7

Rev. 1.0

Table 12: IDD5B Measurement Loop	24
Table 13: IDD Measurement Conditions for IDD6, IDD6ET, and IDD8	25
Table 14: IDD7 Measurement Loop	26
Electrical Characteristics – IDD Specifications	27
Table 15: IDD Maximum Limits	27
Electrical Specifications – DC and AC	
DC Operating Conditions	28
Table 16: DC Electrical Characteristics and Operating Conditions	28
Input Operating Conditions	28
Table 17: DC Electrical Characteristics and Input Conditions	28
Table 18: Input Switching Conditions	29
Table 19: Differential Input Operating Conditions (CK, CK# and DQS, DQS#)	
Figure 2: Input Signal	31
AC Overshoot/Undershoot Specification	
Table 20: Control and Address Pins	32
Table 21: Clock, Data, Strobe, and Mask Pins	
Figure 3: Overshoot	
Figure 4: Undershoot	
Figure 5: VIX for Differential Signals	
Figure 6: Single-Ended Requirements for Differential Signals	
Figure 7: Definition of Differential AC-Swing and t <sub>DVAC</sub>	
Table 22: Allowed Time Before Ringback (t <sub>DVAC</sub> ) for CK - CK# and DQS - DQS#	34
Slew Rate Definitions for Single-Ended Input Signals	
Table 23: Single-Ended Input Slew Rate Definition	
Figure 8: Nominal Slew Rate Definition for Single-Ended Input Signals	
Slew Rate Definitions for Differential Input Signals	37
Table 24: Differential Input Slew Rate Definition	
Figure 9: Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#	37
ODT Characteristics	
Figure 10: ODT Levels and I-V Characteristics	
Table 25: On-Die Termination DC Electrical Characteristics	38
ODT Resistors	39
Table 26: RTT Effective Impedances	39
ODT Sensitivity	40
Table 27: ODT Sensitivity Definition	40
Table 28: ODT Temperature and Voltage Sensitivity	40
ODT Timing Definitions	40
Figure 11: ODT Timing Reference Load	40
Table 29: ODT Timing Definitions	41



# CS6xDT1G6Q5/Q7

Rev. 1.0

	41
Figure 12: t <sub>AON</sub> and t <sub>AOF</sub> Definitions	42
Figure 13: t <sub>AONPD</sub> and t <sub>AOFPD</sub> Definitions	42
Figure 14: t <sub>ADC</sub> Definition	43
Output Driver Impedance	44
Figure 15: Output Driver	44
34 Ohm Output Driver Impedance	44
Table 31: 34 Ohm Driver Impedance Characteristics	44
34 Ohm Driver	45
Table 32: 34 Ohm Driver Pull-Up and Pull-Down Impedance Calculations	45
Table 33: 34 Ohm Driver I₀H/I₀L Characteristics: V₀D = V₀Dℚ = 1.5V	45
Table 34: 34 Ohm Driver I₀H/I₀L Characteristics: V₀D = V₀D♀ = 1.575V	45
Table 35: 34 Ohm Driver I₀H/I₀∟ Characteristics: V₀D = V₀DQ = 1.425V	45
34 Ohm Output Driver Sensitivity	
Table 36: 34 Ohm Output Driver Sensitivity Definition	46
Table 37: 34 Ohm Output Driver Voltage and Temperature Sensitivity	46
Alternative 40 Ohm Driver	
Table 38: 40 Ohm Driver Impedance Characteristics	
40 Ohm Output Driver Sensitivity	
Table 39: 40 Ohm Output Driver Sensitivity Definition	
Table 40: 40 Ohm Output Driver Voltage and Temperature Sensitivity	47
Output Characteristics and Operating Conditions	
Output Characteristics and Operating Conditions Table 41: Single-Ended Output Driver Characteristics	48
Table 41: Single-Ended Output Driver Characteristics         Table 42: Differential Output Driver Characteristics	
Table 41: Single-Ended Output Driver Characteristics         Table 42: Differential Output Driver Characteristics         Figure 16: DQ Output Signal	<b>48</b> 48 49 49
Table 41: Single-Ended Output Driver Characteristics         Table 42: Differential Output Driver Characteristics         Figure 16: DQ Output Signal         Figure 17: Differential Output Signal	<b>48</b> 48 49 49 50
Table 41: Single-Ended Output Driver Characteristics         Table 42: Differential Output Driver Characteristics         Figure 16: DQ Output Signal         Figure 17: Differential Output Signal         Reference Output Load	<b>48</b> 48 49 49 50 50
Table 41: Single-Ended Output Driver Characteristics	<b>48</b> 48 49 49 50 50 50
Table 41: Single-Ended Output Driver Characteristics	<b>48</b> 49 49 50 <b>50</b> 50 50 50
Table 41: Single-Ended Output Driver Characteristics         Table 42: Differential Output Driver Characteristics         Figure 16: DQ Output Signal         Figure 17: Differential Output Signal         Reference Output Load         Figure 18: Reference Output Load for AC Timing and Output Slew Rate         Slew Rate Definitions for Single-Ended Output Signals         Table 43: Single-Ended Output Slew Rate Definition	<b>48</b> 48 49 49 50 50 50 50 50 51
Table 41: Single-Ended Output Driver Characteristics	<b>48</b> 49 49 50 <b>50</b> 50 50 50 51 51 51
Table 41: Single-Ended Output Driver Characteristics	<b>48</b> 49 49 50 50 50 50 51 51 51 51 51
Table 41: Single-Ended Output Driver Characteristics	<b>48</b> 48 49 49 50 50 50 50 51 51 51 51 52 52
Table 41: Single-Ended Output Driver Characteristics	<b>48</b> 48 49 49 50 50 50 50 51 51 51 51 52 52
Table 41: Single-Ended Output Driver Characteristics	48 49 49 50 50 50 51 51 51 51 52 52 52 52
Table 41: Single-Ended Output Driver Characteristics	
Table 41: Single-Ended Output Driver Characteristics	
Table 41: Single-Ended Output Driver Characteristics	48 49 49 50 50 50 50 51 51 51 51 52 52 52 52 52 52 52 52 52 52 52 52 52

Chiplus reserves the right to change product or specification without notice.

iv



# CS6xDT1G6Q5/Q7

Rev. 1.0

Command and Address Setup, Hold, and Derating	64
Table 49: Command and Address Setup and Hold Values Referenced – AC/DC-Based	64
Table 50: Derating Values for t⊮/t⊩ – AC175/DC100-Based	65
Table 51: Derating Values for t⊮/t⊮ – AC150/DC100-Based	65
Table 52: Derating Values for t⊮/t⊩ – AC135/DC100-Based	66
Table 53: Derating Values for t⊮/t⊮ – AC125/DC100-Based	66
Table 54: Minimum Required Time tvac Above V⊮(AC) or Below V⊩(AC)for Valid Transition	
Figure 21: Nominal Slew Rate and $t_{VAC}$ for $t_{IS}$ (Command and Address – Clock)	68
Figure 22: Nominal Slew Rate for $t_{H}$ (Command and Address – Clock)	
Figure 23: Tangent Line for $t_{IS}$ (Command and Address – Clock)	
Figure 24: Tangent Line for $t_{IH}$ (Command and Address – Clock)	71
Data Setup, Hold, and Derating	72
Table 55: DDR3 Data Setup and Hold Values at 1 V/ns (DQS, DQS# at 2 V/ns) – AC/DC-Based	72
Table 56: Derating Values for t <sub>DS</sub> /t <sub>DH</sub> – AC175/DC100-Based	72
Table 57: Derating Values for t <sub>DS</sub> /t <sub>DH</sub> – AC150/DC100-Based	73
Table 58: Derating Values for t <sub>DS</sub> /t <sub>DH</sub> – AC135/DC100-Based at 1V/ns	73
Table 59: Derating Values for t <sub>DS</sub> /t <sub>DH</sub> – AC135/DC100-Based at 2V/ns	74
Table 60: Required Minimum Time tvac Above V⊮(AC) (Below V⊩(AC)) for Valid DQ Transition	75
Figure 25: Nominal Slew Rate and t <sub>VAC</sub> for t <sub>DS</sub> (DQ – Strobe)	76
Figure 26: Nominal Slew Rate for t <sub>DH</sub> (DQ – Strobe)	77
Figure 27: Tangent Line for t <sub>DS</sub> (DQ – Strobe)	78
Figure 28: Tangent Line for $t_{DH}$ (DQ – Strobe)	79
Commands – Truth Tables	
Table 61: Truth Table – Command	80
Table 62: Truth Table – CKE	82
Commands	
DESELECT	
NO OPERATION	
ZQ CALIBRATION LONG	
ZQ CALIBRATION SHORT	83
ACTIVATE	83
READ	
Table 63: READ Command Summary	
WRITE	
Table 64: WRITE command Summary	
PRECHARGE	
REFRESH	
Figure 29: Refresh Mode	
SELF REFRESH	86

Chiplus reserves the right to change product or specification without notice.



# CS6xDT1G6Q5/Q7

vi	Rev. 1.0
POSTED CAS ADDITIVE Latency	
WRITE LEVELING	104
On-Die Termination	104
T <sub>DQS</sub> Enable	104
OUTPUT ENABLE/DISABLE	
Output Drive Strength	
DLL Enable/DLL Disable	
Mode Register 1 (MR1) Figure 42 : Mode Register 1 (MR1) Definition	
Mada Pagistor 1 (MP1)	400
Figure 41 : READ Latency	
CAS Latency (CL)	
Precharge Power-Down (Precharge PD)	101
Write Recovery	101
DLL RESET	
Table 67 : Burst Order	101
Burst Type	100
Figure 40: Mode Register 0 (MR0) Definitions	
Burst Length	
Mode Register 0 (MR0)	
Figure 39: MRS to nonMRS Command Timing (t <sub>MOD</sub> )	
Figure 38: MRS to MRS Command Timing (tMRD)	
Mode Registers	
Figure 37: Initialization Sequence	97
Initialization	
Figure 36: Write Leveling Exit Procedure	95
Write Leveling Mode Exit Procedure	
Figure 35: Write Leveling Sequence	
Write Leveling Mode Exit Procedure	
Table 66: Write Leveling Matrix	92
Figure 34: Write Leveling Concept	
Write Leveling	91
Figure 33: Change Frequency During Precharge Power-Down	
Input Clock Frequency Change	89
Table 65: READ Electrical Characteristics, DLL Disable Mode	89
Figure 32: DLL Disable tDQSCK	
Figure 31: DLL Disable Mode to DLL Enable Mode	
Figure 30: DLL Enable Mode to DLL Disable Mode	
DLL Disable Mode	86

Chiplus reserves the right to change product or specification without notice.



# CS6xDT1G6Q5/Q7

Rev. 1.0

Figure 43 : READ Latency (AL = 5, CL = 6)	105
Mode Register 2 (MR2)	
Figure 44 : Mode Register 2 (MR2) Definition	
CAS Write Latency (CWL)	105
Figure 45 : CAS Write Latency	
AUTO SELF REFRESH (ASR)	106
SELF REFRESH TEMPERATURE (SRT)	106
SRT vs. ASR	106
DYNAMIC ODT	106
Mode Register 3 (MR3)	
Figure 46 : Mode Register 3 (MR3) Definition	
MULTIPURPOSE REGISTER (MPR)	
Table 68 : MPR Functional Description of MR3 Bits	
MPR Functional Description	
MPR Register Address Definitions and Bursting Order	
Table 69 : MPR Readouts and Burst Order Bit Mapping	
Figure 48 : MPR System Read Calibration with BL8: Fixed Burst Order Single Readout	
Figure 49 : MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Read	
Figure 50 : MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble	111
Figure 51 : MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble	112
MPR Read Predefined Pattern	113
MODE REGISTER SET (MRS) Command	
ZQ CALIBRATION Operation	
Figure 52 : ZQ CALIBRATION Timing (ZQCL and ZQCS)	114
ACTIVATE Operation	
Figure 53 : Example: Meeting $t_{RRD}$ (MIN) and $t_{RCD}$ (MIN)	
Figure 54 : Example: t <sub>FAW</sub>	
READ Operation	
Figure 55 : READ Latency	
Figure 56 : Consecutive READ Bursts (BL8)	
Figure 57 : Consecutive READ Bursts (BC4)	
Figure 58 : Nonconsecutive READ Bursts	
Figure 59 : READ (BL8) to WRITE (BL8)	
Figure 60 : READ (BC4) to WRITE (BC4) OTF	
Figure 61 : READ to PRECHARGE (BL8) Figure 62 : READ to PRECHARGE (BC4)	
Figure 63 : READ to PRECHARGE (AL = 5, CL = 6)	
TIGUIC 03 . NEAD TO FILE TANGE (AL - 3, CL - 0)	

vii



# CS6xDT1G6Q5/Q7

Figure 64 : READ with Auto Precharge (AL = 4, CL = 6)	121
Figure 65 : Data Output Timing – $t_{DQSQ}$ and Data Valid Window	123
Figure 66 : Data Strobe Timing – READs	
Figure 67 : Method for Calculating $t_{LZ}$ and $t_{HZ}$	125
Figure 68 : t <sub>RPRE</sub> Timing	125
Figure 69 : t <sub>RPST</sub> Timing	126
WRITE Operation	127
Figure 70 : tWPRE Timing	128
Figure 71 : tWPST Timing	128
Figure 72 : WRITE Burst	129
Figure 73 : Consecutive WRITE (BL8) to WRITE (BL8)	130
Figure 74 : Consecutive WRITE (BC4) to WRITE (BC4) via OTF	130
Figure 75 : Nonconsecutive WRITE to WRITE	131
Figure 76 : Nonconsecutive WRITE to WRITE	131
Figure 77 : WRITE to READ (BC4 Mode Register Setting)	132
Figure 78 : WRITE (BC4 OTF) to READ (BC4 OTF)	133
Figure 79 : WRITE (BL8) to PRECHARGE	134
Figure 80 : WRITE (BC4 Mode Register Setting) to PRECHARGE	
Figure 81 : WRITE (BC4 OTF) to PRECHARGE	135
DQ Input Timing	135
Figure 82 : Data Input Timing	135
Figure 82 : Data input firming	135
PRECHARGE Operation	
PRECHARGE Operation	136
PRECHARGE Operation	136
PRECHARGE Operation	136
PRECHARGE Operation SELF REFRESH Operation Figure 83 : Self-Refresh Entry/Exit Timing	<b>136</b> <b>136</b> 137
PRECHARGE Operation SELF REFRESH Operation Figure 83 : Self-Refresh Entry/Exit Timing Extended Temperature Usage	136 136 137 138
PRECHARGE Operation	136 136 137 138 138
PRECHARGE Operation	<b>136</b> <b>136</b> 137 <b>138</b> 138 138
PRECHARGE Operation	136 136 137 138 138 138 139
PRECHARGE Operation	
PRECHARGE Operation	
PRECHARGE Operation	<b>136</b> <b>136</b> 137 <b>138</b> 138 138 139 140 141
PRECHARGE Operation	<b>136 136 137 138 138 138 138 139 140 141 141 142</b>
PRECHARGE Operation	<b>136 136 137 138 138 138 139 140 141 141 141 142 142</b>
PRECHARGE Operation         SELF REFRESH Operation         Figure 83 : Self-Refresh Entry/Exit Timing         Extended Temperature Usage         Table 70 : Self-Refresh Temperature and Auto Self-Refresh Description         Table 71 : Self Refresh Mode Summary         Table 72 : Command to Power-Down Entry Parameters         Table 73 : Power-Down Modes         Figure 84 : Active Power-Down Entry and Exit         Figure 85 : Precharge Power-Down (Fast-Exit Mode) Entry and Exit         Figure 86 : Precharge Power-Down (Slow-Exit Mode) Entry and Exit         Figure 87 : Power-Down Entry After READ or READ with Auto Precharge (RDAP)         Figure 88 : Power-Down Entry After WRITE	<b>136 136 137 138 138 138 138 139 140 141 141 141 142 142 142 143</b>
PRECHARGE Operation	<b>136 136 137 138 138 138 139 140 141 141 141 141 142 142 142 143</b>
PRECHARGE Operation	136 136 137 138 138 138 138 139 140 141 141 141 142 143 143 144
PRECHARGE Operation         SELF REFRESH Operation         Figure 83 : Self-Refresh Entry/Exit Timing         Extended Temperature Usage         Table 70 : Self-Refresh Temperature and Auto Self-Refresh Description         Table 71 : Self Refresh Mode Summary         Table 72 : Command to Power-Down Entry Parameters         Table 73 : Power-Down Modes         Figure 84 : Active Power-Down Entry and Exit         Figure 85 : Precharge Power-Down (Fast-Exit Mode) Entry and Exit         Figure 86 : Precharge Power-Down (Slow-Exit Mode) Entry and Exit         Figure 87 : Power-Down Entry After READ or READ with Auto Precharge (RDAP)         Figure 88 : Power-Down Entry After WRITE         Figure 89 : Power-Down Entry After WRITE with Auto Precharge (WRAP)         Figure 90 : REFRESH to Power-Down Entry         Figure 91 : ACTIVATE to Power-Down Entry	<b>136 136 137 138 138 138 139 140 141 141 141 141 141 142 142 142 143 143 144</b>
PRECHARGE Operation	<b>136 136 137 138 138 138 139 140 141 141 141 141 142 142 142 143 143 144 144</b>

Chiplus reserves the right to change product or specification without notice.



# CS6xDT1G6Q5/Q7

Rev. 1.0

Figure 94 : Power-Down Exit to Refresh to Power-Down Entry	146
RESET Operation1	147
Figure 95 : RESET Sequence	
On-Die Termination (ODT)1	148
Figure 96 : On-Die Termination	
Functional Representation of ODT	.148
Nominal ODT	.148
Table 74 : Truth Table – ODT (Nominal)	.149
Table 75 : ODT Parameters	.149
Dynamic ODT1	50
Dynamic ODT Special Use Case	150
Table 76 : Write Leveling with Dynamic ODT Special Case	150
Functional Description	150
Table 77 : Dynamic ODT Specific Parameters	.151
Table 78 : Mode Registers for RTT,nom	.151
Table 79 : Mode Registers for RTT(WR)	152
Table 80 : Timing Diagrams for Dynamic ODT	
Figure 97 : Dynamic ODT: ODT Asserted Before and After the WRITE, BC4	
Figure 98 : Dynamic ODT: Without WRITE command	
Figure 99 : Dynamic ODT: ODT pin asserted together with WRITE command for 6 Clock Cycles, B	
Figure 100 : Dynamic ODT: ODT pin asserted with WRITE command for 6 Clock Cycles, BC4	
Figure 101 : Dynamic ODT: ODT pin asserted with WRITE command for 4 Clock Cycles, BC4	122
Synchronous ODT Mode1	56
ODT Latency and Posted ODT	.156
Timing Parameters	.156
Table 81 : Synchronous ODT Parameters	.157
Figure 102 : Synchronous ODT	
Figure 103 : Synchronous ODT (BC4)	158
ODT Off During READs	
Figure 104 : ODT During READs	160
Asynchronous ODT Mode1	
Figure 105 : Asynchronous ODT Timing with Fast ODT Transition	162
Table 82 : Asynchronous ODT Timing Parameters for All Speed Bins	
Synchronous to Asynchronous ODT Mode Transition (Power-Down Entry)	
Table 83 : ODT Parameters for Power-Down (DLL Off) Entry and Exit Transition Period         Figure 106 : Synchronous to Asynchronous Transition During Precharge Power-Down (DLL Off)	.164



# CS6xDT1G6Q5/Q7

Rev. 1.0

Entry	
Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit Figure 107 : Asynchronous to Synchronous Transition During Precharge Power-	Down (DLL Off) Exit
Asynchronous to Synchronous ODT Mode Transition (Short CKE Pulse) Figure 108 : Transition Period for Short CKE LOW Cycles with Entry and Exit Per Figure 109 : Transition Period for Short CKE HIGH Cycles with Entry and Exit Pe	iod Overlapping 168 riod Overlapping
Selection Guide	169
Order Information	



# CS6xDT1G6Q5/Q7

### **DDR3 Sync DRAM Features**

- Functionality
  - $V_{DD}/V_{DDQ} = 1.50 \pm 0.075 V$
  - 1.5V center-terminated push/pull I/O
  - 8n-bit prefetch DDR architecture
  - Differential clock inputs (CK, CK#)
  - 8 internal banks
  - Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
  - Differential data strobe per byte of data(DQS/DQS#).
  - DM masks write date at the both rising and falling edge of the data strobe
  - Programmable CAS READ latency (CL)
  - Posted CAS additive latency
  - Programmable CAS WRITE latency (CWL) based on  $t_{\mbox{\scriptsize CK}}$
  - Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
  - Selectable BC4 or BL8 on-the-fly (OTF)

Key Timing Parameters

- Self-refresh mode
- Tc of 0°C to +95°C
  - $\cdot$  64ms, 8192 cycle refreshes at 0°C to +85°C
  - · 32ms, 8192 cycle refreshes at 85°C to +95°C

- Self-refresh temperature (SRT)
- Automatic self-refresh (ASR)
- Write leveling
- Multipurpose register
- Output driver calibration
- Configuration
  - 64 Meg X 16 (8 Meg X 16 X 8 Banks).
  - 128 Meg X 8 (16 Meg X 8 X 8 Banks)
  - 256 Meg X 4 (32 Meg X 4 X 8 Banks)
- Timing Cycle time
- 1.25ns @ CL = 11 (-8K)
- 1.50ns @ CL = 9 (-6H)
- 1.87ns @ CL = 7 (-5F)
- Operating Temperature Ranges
- Commercial (0°C to +95°C)
- Industrial (-40°C to +95°C)

Speed Grade	Data Rate (MT/s)	Target t <sub>RCD</sub> -t <sub>RP-CL</sub>	t <sub>RCD</sub> (ns)	t <sub>RP</sub> (ns)	CL (ns)
-8K	1600	11-11-11	13.75	13.75	13.75
-6H	1333	9-9-9	13.5	13.5	13.5
-5F	1066	7-7-7	13.1	13.1	13.1

### Addressing


Parameter	256 Meg x 4	128 Meg x 8	64 Meg x 16
Configuration	32 Meg x 4 x 8 banks	16 Meg x 8 x 8 banks	8 Meg x 16 x 8 banks
Refresh count	8K	8К	8К
Row addressing	16K (A [13:0])	16K (A [13:0])	8K (A [12:0])
Bank addressing	8 (BA [2:0])	8 (BA [2:0])	8 (BA [2:0])
Column addressing	2K (A [11, 9:0])	1K (A [9:0])	1K (A [9:0])
Page Size	1KB	1KB	2КВ



## CS6xDT1G6Q5/Q7

### **Functional Block Diagrams**

DDR3 SDRAM is a high-speed, CMOS dynamic random-access memory. It is internally configured as an 8-bank DRAM.




### 256 Meg x 4 Functional Block Diagram




# CS6xDT1G6Q5/Q7

### 128 Meg x 8 Functional Block Diagram



### 64 Meg x 16 Functional Block Diagram




Chiplus reserves the right to change product or specification without notice.



# CHIPLUS

# CS6xDT1G6Q5/Q7

#### **Ball Assignments and Descriptions**



78-Ball TFBGA – x4, x8 (Top View)

Notes:

1. Ball descriptions listed in Table (page 09) are listed as "x4, x8" if unique; otherwise, x4 and x8 are the same.

2. A comma separates the configuration; a slash defines a selectable function.

Example A7 = NF, NF/TDQS#. NF applies to the x4 configuration only. NF/TDQS# applies to the x8 configuration only selectable between NF or TDQS# via MRS (symbols are defined in Ball description).

# CS6xDT1G6Q5/Q7

Rev. 1.0

1 2 3 4 5 6 7 8 9 ()( А V<sub>DDQ</sub> DQ13 DQ15 DQ12 V<sub>DDQ</sub> V<sub>SS</sub>  $\bigcirc$ ()()В ( V<sub>SSQ</sub> V<sub>SSQ</sub>  $V_{DD}$  $V_{SS}$ UDQS# DQ14  $\bigcirc$ ()()()С ()V<sub>DDQ</sub> DQ11 UDQS DQ9 DQ10  $V_{DDQ}$ (()()()()()D V<sub>SSQ</sub> V<sub>DDQ</sub> UDM DQ8 V<sub>SSQ</sub>  $V_{DD}$  $\bigcirc$  $\bigcirc$ () $\bigcirc$ Е (  $V_{SS}$ V<sub>SSQ</sub> DQ0 LDM V<sub>SSQ</sub>  $V_{DDQ}$  $\bigcirc$  $\bigcirc$  $\bigcirc$ ()() $\left( \right)$ F V<sub>DDQ</sub> V<sub>SSQ</sub> DQ2 LDQS DQ1 DQ3 ()()()()()()G V<sub>SSQ</sub> DQ6 LDQS#  $V_{DD}$  $V_{SS}$ V<sub>SSQ</sub> ()()()()()()Н  $V_{\mathsf{REFDQ}}$  $V_{DDQ}$ DQ7 DQ5 VDDQ DQ4  $\bigcirc$ ()()()()()J  $\rm V_{SS}$ СК NC  $V_{\rm SS}$ RAS# NC  $\bigcirc$  $\bigcirc$ ()()()()Κ ODT  $V_{DD}$ CAS# CK#  $V_{DD}$ CKE  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$ ()()L WE# A10/AP NC CS# ZQ NC () $\bigcirc$  $\bigcirc$  $\bigcirc$ ()Μ V<sub>SS</sub> BA0 BA2 NC  $V_{REFCA}$  $V_{SS}$  $\bigcirc$  $\bigcirc$ ()( ) ()Ν A0 A12/BC# A3 BA1  $\bigcirc$ Ρ A5 Vss A2 Vss Α4  $\bigcirc$ ()R  $V_{DD}$ A9 A11 A6 A7  $\bigcirc$ ()Т  $V_{SS}$ NC  $V_{SS}$ RESET# NC A8

96-Ball TFBGA – x16 (Top View)

Notes: 1. Ball descriptions listed in Table (page 11).






### CS6xDT1G6Q5/Q7

#### **Package Dimensions**

78-Ball TFBGA – x4, x8




Notes: 1. All dimensions are in millimeters.



### CS6xDT1G6Q5/Q7

#### 96-Ball TFBGA - x16




Notes: 1. All dimensions are in millimeters.



### CS6xDT1G6Q5/Q7

### Simplified Bus Interface State Diagram





# CS6xDT1G6Q5/Q7

Rev. 1.0

### **Ball Descriptions**

Symbol	Туре	Description
A13, A12/BC# A10/AP, A[9:0]	Input	Address inputs : Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to V <sub>REF</sub> CA. A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH=BL8 or no burst chop, LOW=BC4).
BA [2:0]	Input	Bank address inputs : BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to V <sub>REF</sub> CA.
СК, СК#		Clock : CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
СКЕ	Input	Clock enable : CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled / disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self-refresh entry. CKE is asynchronous for self-refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to V <sub>REF</sub> CA.
CS#	Input	Chip select : CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to V <sub>REF</sub> CA.
DM	Input	Input data mask : DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with the input data during a write access. Although the DM ball is input-only, the DM loading is designed to match that of the DQ and DQS balls. DM is referenced to V <sub>REF</sub> DQ. DM has an optional use as TDQS on the x8.
ODT	Input	On-die termination: ODT enables (registered HIGH) and disables (registered LOW termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[7:0], DQS, DQS#, and DM for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to V <sub>REF</sub> CA.
RAS#, CAS#, WE#	Input	Command inputs : RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to $V_{\text{REF}}CA$ .
RESET#	Input	Reset : RESET# is an active LOW CMOS input referenced to $V_{SS}$ . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2 \times V_{DDQ}$ . RESET# assertion and desertion are asynchronous.
DQ[3:0]	I/O	Data input/output: Bidirectional data bus for the x4 configuration. DQ[3:0] are referenced to $V_{\text{REF}}$ DQ.
DQ[7:0]	I/O	Data input/output: Bidirectional data bus for the x8 configuration. DQ[7:0] are referenced to $V_{REF}DQ$ .



Rev. 1.0

#### 78-Ball FBGA – x4, x8 Ball Descriptions (Continued)

Symbol	Туре	Description
DQS, DQS#	I/O	<b>Data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
TDQS, TDQS#	Output	<b>Termination data strobe:</b> Applies to the x8 configuration only. When TDQS is enabled, DM is disabled, and the TDQS and TDQS# balls provide termination resistance.
V <sub>DD</sub>	Supply	Power supply: 1.5V ±0.075V.
V <sub>DDQ</sub>	Supply	<b>DQ power supply:</b> 1.5V ±0.075V. Isolated on the device for improved noise immunity.
V <sub>REF</sub> CA	Supply	<b>Reference voltage for control, command, and address:</b> $V_{ReF}CA$ must be maintained at all times (including self-refresh) for proper device operation.
V <sub>REF</sub> DQ	Supply	<b>Reference voltage for data:</b> V <sub>REF</sub> DQ must be maintained at all times (excluding self-refresh) for proper device operation.
V <sub>SS</sub>	Supply	Ground.
V <sub>SSQ</sub>	Supply	DQ ground: Isolated on the device for improved noise immunity.
ZQ	Reference	External reference ball for output drive calibration: This ball is tied to an external 240 $\Omega$ resistor (RZQ), which is tied to V <sub>SSQ</sub> .
NC	_	<b>No connect:</b> These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).
NF	_	<b>No function:</b> When configured as a x4 device, these balls are NF. When configured as a x8 device, these balls are defined as TDQS#, DQ [7:4].



# CS6xDT1G6Q5/Q7

Rev. 1.0

### 96-Ball FBGA - x16 Ball Descriptions

Symbol	Туре	Description
A12/BC#, A10/AP, A [9:0]	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto Precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA [2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to V <sub>REF</sub> CA. A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH=BL8 or no burst chop, LOW=BC4).
BA [2:0]	Input	<b>Bank address inputs:</b> BA [2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA [2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA [2:0] is referenced to $V_{RE}FCA$ .
СК, СК#	Input	<b>Clock:</b> CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
СКЕ	Input	<b>Clock enable:</b> CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled /disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self-refresh entry. CKE is asynchronous for self-refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to V <sub>REF</sub> CA.
CS#	Input	<b>Chip select:</b> CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to <sub>VREF</sub> CA.
LDM	Input	<b>Input data mask:</b> LDM is a lower-byte, input mask signal for write data. Lower-byte input data is masked when LDM is sampled HIGH along with the input data during a write access. Although the LDM ball is input-only, the LDM loading is designed to match that of the DQ and DQS balls. LDM is referenced to $V_{REF}$ DQ.
ODT	Input	<b>On-die termination:</b> ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[15:0], LDQS, LDQS#, UDQS, UDQS#, LDM, and UDM for the x16; DQ0[7:0], DQS, DQS#, DM /TDQS, and NF/TDQS# (when TDQS is enabled) for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to V <sub>REF</sub> CA.
RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to V <sub>REF</sub> CA.
RESET#	Input	<b>Reset:</b> RESET# is an active LOW CMOS input referenced to $V_{SS.}$ The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\ge 0.8 \times V_{DD}$ and DC LOW $\le 0.2 \times V_{DDQ.}$ RESET# assertion and desertion are asynchronous.



# CS6xDT1G6Q5/Q7

#### 96-Ball FBGA – x16 Ball Descriptions (Continued)

Symbol	Туре	Description
UDM	input	<b>Input data mask:</b> UDM is an upper-byte, input mask signal for write data. Upper byte input data is masked when UDM is sampled HIGH along with that input data during a WRITE access. Although the UDM ball is input-only, the UDM loading is designed to match that of the DQ and DQS balls. UDM is referenced to V <sub>REF</sub> DQ.
DQ [7:0]	I/O	<b>Data input/output:</b> Lower byte of bidirectional data bus for the x16 configuration. DQ [7:0] are referenced to $V_{REF}$ DQ.
DQ [15:8]	I/O	Data input/output: Upper byte of bidirectional data bus for the x16 configuration. DQ [15:8] are referenced to $V_{REF}DQ$ .
LDQS, LDQS#	I/O	Lower byte data strobe: Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
UDQS, UDQS#	I/O	<b>Upper byte data strobe:</b> Output with read data. Edge-aligned with read data. Input with write data. DQS is center-aligned to write data.
V <sub>DD</sub>	Supply	Power supply: 1.5V ±0.075V.
V <sub>DDQ</sub>	Supply	<b>DQ power supply:</b> 1.5V ±0.075V. Isolated on the device for improved noise immunity.
V <sub>REF</sub> CA	Supply	<b>Reference voltage for control, command, and address:</b> V <sub>REF</sub> CA must be maintained at all times (including self-refresh) for proper device operation.
V <sub>REF</sub> DQ	Supply	<b>Reference voltage for data:</b> V <sub>REF</sub> DQ must be maintained at all times (excluding self-refresh) for proper device operation.
V <sub>SS</sub>	Supply	Ground.
V <sub>SSQ</sub>	Supply	DQ ground: Isolated on the device for improved noise immunity.
ZQ	Reference	External reference ball for output drive calibration: This ball is tied to an external 240 $\Omega$ resistor (RZQ), which is tied to V <sub>SSQ</sub> .
NC	_	No connect: These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).



# CS6xDT1G6Q5/Q7

Rev. 1.0

### **Functional Description**

DDR3 SDRAM uses a double data rate architecture to achieve high-speed operation.

The double data rate architecture is an 8*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM effectively consists of a single 8*n*-bit-wide, four-clock-cycle data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the DDR3 SDRAM input receiver. DQS is center-aligned with data for WRITEs. The read data is transmitted by the DDR3 SDRAM and edge-aligned to the data strobes.

The DDR3 SDRAM operates from a differential clock (CK and CK#). The crossing of CK going HIGH and CK# going LOW is referred to as the positive edge of CK. Control, command, and address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble.

Read and write accesses to the DDR3 SDRAM are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE commands are used to select the bank and the starting column location for the burst access.

The device uses a READ and WRITE BL8 and BC4. An auto Precharge function may be enabled to provide a self-timed row Precharge that is initiated at the end of the burst access.

As with standard DDR SDRAM, the pipelined, multibank architecture of DDR3 SDRAM allows for concurrent operation, thereby providing high bandwidth by hiding row Precharge and activation time. A self-refresh mode is provided, along with a power-saving, power-down mode.

#### Industrial Temperature

The industrial temperature (IT) device requires that the case temperature not exceed  $-40^{\circ}$ C or 95°C. JEDEC specifications require the refresh rate to double when TC exceeds 85°C; this also requires use of the high-temperature self-refresh option. Additionally, ODT resistance and the input/output impedance must be derated when TC is < 0°C or >95°C.

#### **General Notes**

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation).
- Throughout this data sheet, various figures and text refer to DQs as "DQ." DQ is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.
- The terms "DQS" and "CK" found throughout this data sheet are to be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise.
- Complete functionality may be described throughout the document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
- Any specific requirement takes precedence over a general statement.
- Any functionality not specifically stated is considered undefined, illegal, and not supported, and can result in unknown operation.



Rev. 1.0

- Row addressing is denoted as A[*n*:0]. For example, 1Gb: *n* = 12 (x16); 1Gb: *n* = 13 (x4, x8); 2Gb: *n* = 13 (x16) and 2Gb: *n* = 14 (x4, x8); 4Gb: *n* = 14 (x16); and 4Gb: *n* = 15 (x4, x8).
- Dynamic ODT has a special use case: when DDR3 devices are architected for use in a single rank memory array, the ODT ball can be wired HIGH rather than routed. Refer to the Dynamic ODT Special Use Case section.
- A x16 device's DQ bus is comprised of two bytes. If only one of the bytes needs to be used, use the lower byte for data transfers and terminate the upper byte as noted:
  - Connect UDQS to ground via  $1k\Omega^*$  resistor.
  - Connect UDQS# to  $V_{DD}$  via  $1k\Omega^*$  resistor.
  - Connect UDM to  $V_{\text{DD}}$  via  $1k\Omega^{*}$  resistor.
  - Connect DQ [15:8] individually to either Vss, V\_DD, or V\_REF via 1k $\Omega$  resistors, \* or float DQ [15:8].

 $^{\ast}$  If ODT is used, 1k $\Omega$  resistor should be changed to 4x that of the selected ODT.

### **Electrical Specifications**

Absolute Ratings

Stresses greater than those listed in Table 1 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Symbol	Parameter	Min	Max	Unit	Notes
V <sub>DD</sub>	$V_{DD}$ supply voltage relative to $V_{SS}$	-0.4	1.975	V	1
V <sub>DDQ</sub>	$V_{DD}$ supply voltage relative to $V_{SSQ}$	-0.4	1.975	V	
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to V <sub>ss</sub>	-0.4	1.975	V	
	Operating case temperature - Commercial	0	95	o	2, 3
Τ <sub>C</sub>	Operating case temperature - Industrial	-40	95	°C	2, 3
	Operating case temperature - Automotive	-40	105	°C	2, 3
T <sub>STG</sub>	Storage temperature	-55	150	°C	

#### **Table 1: Absolute Maximum Ratings**

Notes: 1.  $V_{DD}$  and  $V_{DDQ}$  must be within 300mV of each other at all times, and  $V_{REF}$  must not be greater than 0.6 ×  $V_{DDQ}$ . When  $V_{DD}$  and  $V_{DDQ}$  are <500mV,  $V_{REF}$  can be <300mV.

2. MAX operating case temperature. TC is measured in the center of the package.

3. Device functionality is not guaranteed if the DRAM device exceeds the maximum TC during operation.



### Input / Output Capacitance

#### Table 2: DDR3 Input / Output Capacitance

Note 1 applies to the entire table

Conscitones Devemptors	Sumbol	8	00	10	66	13	33	16	00	Unit	Notes
Capacitance Parameters	Symbol	Min	Max	Min	Min	Max	Max	Min	Max	Unit	notes
CK and CK#	С <sub>СК</sub>	0.8	1.6	0.8	0.8	1.4	1.6	0.8	1.4	pF	
ΔC: CK to CK#	C <sub>DCK</sub>	0	0.15	0	0	0.15	0.15	0	0.15	рF	
Single-end I/O: DQ, DM	C <sub>IO</sub>	1.5	3	1.5	1.5	2.5	2.7	1.5	2.3	pF	
Differential I/O: DQS, DQS#, TDQS, TDQS#	C <sub>IO</sub>	1.5	3	1.5	1.5	2.5	2.7	1.5	.3	pF	3
ΔC: DQS to DQS#, TDQS, TDQS#	C <sub>DDQS</sub>	0	0.2	0	0	0.15	0.2	0	0.15	pF	3
ΔC: DQ to DQS	C <sub>DIO</sub>	-0.5	0.3	-0.5	-0.5	0.3	0.3	-0.5	0.3	pF	4
Inputs (CTRL, CMD, ADDR)	Cı	0.75	1.4	0.75	.75	1.3	1.35	0.75	1.3	pF	5
ΔC: CTRL to CK	C <sub>DI</sub> _C <sub>TRL</sub>	-0.5	0.3	-0.5	-0.4	0.2	0.3	-0.4	0.2	pF	6
ΔC: CMD_ADDR to CK	C <sub>DI</sub> _CMD_ADDR	-0.5	0.5	-0.5	-0.4	0.4	0.5	-0.4	0.4	pF	7
ZQ pin capacitance	C <sub>ZQ</sub>	I	3.0	I	_	3.0	3.0	_	3.0	рF	
Reset pin capacitance	C <sub>RE</sub>	_	3.0	_	_	3.0	3.0	_	3.0	pF	

Note: 1. V<sub>DD</sub> = 1.5V ±0.075mV, V<sub>DDQ</sub> = V<sub>DD</sub>, V<sub>REF</sub> = V<sub>SS</sub>, *f* = 100 MHz, T<sub>C</sub> = 25°C. V<sub>OUT</sub>(DC) = 0.5 × V<sub>DDQ</sub>, V<sub>OUT</sub> = 0.1V (peak-to-peak).

- 2. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
- 3. Includes TDQS, TDQS#.  $C_{\text{DDQS}}$  is for DQS vs. DQS# and  $T_{\text{DQS}}$  vs.  $T_{\text{DQS}\#}$  separately.
- 4.  $C_{DIO} = C_{IO}(DQ) 0.5 \times (C_{IO}(DQS) + C_{IO}(DQS\#)).$
- 5. Excludes CK, CK#; CTRL = ODT, CS#, and CKE; CMD = RAS#, CAS#, and WE#; ADDR = A[n:0], BA [2:0].
- 6.  $C_{DI}CTRL = C_{I}(CTRL) 0.5 \times (C_{CK}(CK) + C_{CK}(CK\#)).$
- 7.  $C_{DI}CMD_ADDR = C_I(CMD_ADDR) 0.5 \times (C_{CK}(CK) + C_{CK}(CK\#)).$





### **Thermal Characteristics**


#### **Table 3: Thermal Characteristics**

Parameter/Condition		Value	Units	Symbol	Notes
Operating area tomporature. Commonic	.1	0 to +85	°C	тС	1, 2, 3
Operating case temperature – Commercia	11	0 to +95	°C	тС	1, 2, 3, 4
Operating case temperature Industrial		-40 to +85	°C	тС	1, 2, 3
Operating case temperature – Industrial		-40 to +95	°C	тС	1, 2, 3, 4
Operating acce temperature Automativ	•	-40 to +85	°C	тС	1, 2, 3
Operating case temperature – Automotive	e	-40 to +105	°C	тС	1, 2, 3, 4
lunction to ence (TOD)	-	°C/M	010	г	
Junction-to-case (TOP)	96-ball	-	°C/W	OIC	5

Notes: 1. MAX operating case temperature. TC is measured in the center of the package.

- 2. A thermal solution must be designed to ensure the DRAM device does not exceed the maximum TC during operation.
- 3. Device functionality is not guaranteed if the DRAM device exceeds the maximum TC during operation.
- 4. If TC exceeds 85°C, the DRAM must be refreshed externally at 2x refresh, which is a 3.9µs interval refresh rate. The use of SRT or ASR must be enabled.
- 5. The thermal resistance data is based off of a number of samples from multiple lots and should be viewed as a typical number.

#### Figure 1: Thermal Measurement Point



Chiplus reserves the right to change product or specification without notice.



### CS6xDT1G6Q5/Q7

#### Electrical Specifications – IDD Specifications and Conditions

Within the following IDD measurement tables, the following definitions and conditions are used, unless stated otherwise:

- LOW:  $V_{IN} \leq V_{IL}(AC)max$ ; HIGH:  $V_{IN} \geq V_{IH}(AC)min$ .
- Midlevel: Inputs are  $V_{REF} = V_{DD/2}$ .
- R<sub>ON</sub> set to RZQ/7 (34Ω).
- $R_{TT, nom}$ , set to RZQ/6 (40 $\Omega$ ).
- $R_{TT(WR) set}$  to RZQ/2 (120 $\Omega$ ).
- QOFF is enabled in MR1.
- ODT is enabled in MR1  $(R_{TT,\,nom})$  and MR2  $(R_{TT(WR)}).$
- TDQS is disabled in MR1.
- External DQ/DQS/DM load resistor is  $25\Omega$  to V<sub>DDQ</sub>/2.
- Burst lengths are BL8 fixed.
- AL equals 0 (except in IDD7).
- IDD specifications are tested after the device is properly initialized.
- Input slew rate is specified by AC parametric test conditions.
- ASR is disabled.
- Read burst type uses nibble sequential (MR0[3] = 0).
- Loop patterns must be executed at least once before current measurements begin.

IDD Param	neter	DDR	3-800	DDR3	-1066	DDR3-1333         DDR3-16           9-9-9         10-10-10         10-10-10         11 $9$ 10         10-10-10         10         11           9         10         100         10         10         10           9         10         100         10         10         10         10           9         10	-1600	Unit		
		5-5-5	6-6-6	7-7-7	8-8-8	9-9-9	10-10-10	10-10-10	11-11-11	
<sup>t</sup> ск (MIN)	IDD	2.	.5	1.8	375	1	.5	1.	1.25	
CL IDD	)	5	6	7	8	9	10	10	11	СК
<sup>t</sup> RCD (MIN	) Idd	5	6	7	8	9	10	10	11	СК
<sup>t</sup> RC (MIN)	IDD	20	21	27	28	33	4	38	39	СК
<sup>t</sup> RAS (MIN	) IDD	5	15	20	20	24	24	28	28	СК
<sup>t</sup> RP (MI	N)	5	6	7	8	9	10	10	11	СК
t=	x4, x8	16	16	20	20	20	20	24	24	СК
<sup>t</sup> FAW	x16	20	20	27	27	30	30	32	32	СК
taaa jaa	x4, x8	4	4	4	4	4	4	5	5	СК
<sup>t</sup> RRD IDD	x16	4	4	6	6	5	5	6	6	СК
t <sub>RFC</sub>	1Gb	44	44	59	59	74	74	88	88	СК

#### Table 4: Timing Parameters Used for IDD Measurements – Clock Units



#### Table 5: IDD0 Measurement Loop

CK, CK#	CKE	ub- Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	A [2:0]	A [15:11]	[10]	A [9:7]	A [6:3]	A [2:0]	Data
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	_
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	0	0	0	0	0	0	0	0	0	0	-
			3	D#	1	1	1	1	0	0	0	0	0	0	0	_
			4	D#	1	1	1	1	0	0	0	0	0	0	0	_
					Repea	at cyc	les 1 t	throu	gh 4 ւ	until <i>n</i>	RAS -	1; trı	uncat	e if ne	eded	
			nRAS	PRE	0	0	1	0	0	0	0	0	0	0	0	_
					Repe	at cy	cles 1	throu	ıgh 4	until	nRC -	1; tru	ncate	e if ne	eded	
			nRC	ACT	0	0	1	1	0	0	0	0	0	F	0	_
	т		<i>n</i> RC + 1	D	1	0	0	0	0	0	0	0	0	F	0	_
ing	۶	0	<i>n</i> RC + 2	D	1	0	0	0	0	0	0	0	0	F	0	_
Toggling	tic F		<i>n</i> RC + 3	D#	1	1	1	1	0	0	0	0	0	F	0	_
L L	Static HIGH		<i>n</i> RC + 4	D#	1	1	1	1	0	0	0	0	0	F	0	-
	•,			Repeat cyc	les n	RC + 1	throu	ugh n	RC + 4	1 unti	nRC	- 1 + <i>r</i>	RAS	-1; tru	uncate	e if needed
			<i>n</i> RC + <i>n</i> RAS	PRE	0	0	1	0	0	0	0	0	0	F	0	-
				Repeat	cycle	es nRC	C + 1 t	hroug	gh <i>n</i> R(	C + 4	until 2	$2 \times RC$	- 1; t	runca	ite if r	needed
		1	2 × <i>n</i> RC				Rep	eat su	ıb-loc	op 0, ι	ise BA	A [2:0]	= 1			
		2	4 × <i>n</i> RC							op 0, ι			-			
		3	6 × <i>n</i> RC				Rep	eat su	ıb-loc	op 0, ι	ise BA	A [2:0]	= 3			
		4	8 × <i>n</i> RC				Rep	eat su	ıb-loc	op 0, ι	ise BA	A [2:0]	= 4			
		5	10 × <i>n</i> RC				Rep	eat su	ıb-loc	op 0, ι	ise BA	A [2:0]	= 5			
		6	12× <i>n</i> RC	Repeat sub-loop 0, use BA [2:0] = 6												
		7	14 × <i>n</i> RC				Rep	eat su	ıb-loc	ορ 0, ι	ise BA	A [2:0]	= 7			

Note: 1. DQ, DQS, DQS# are midlevel.

2. DM is LOW.

3. Only selected bank (single) active.



#### Table 6: IDD1 Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	2:0]	A [15:11]	A [10]	A [9:7]	A [6:3]	A [2:0]	Data <sup>2</sup>
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	_
			1	D	1	0	0	0	0	0	0	0	0	0	0	_
			2	D	1	0	0	0	0	0	0	0	0	0	0	—
			3	D#	1	1	1	1	0	0	0	0	0	0	0	_
			4	D#	1	1	1	1	0	0	0	0	0	0	0	_
					Repea	at cyc	les 1 t	hrou	gh 4 ւ	until <i>n</i>	RCD -	1; tr	uncat	e if ne	eeded	1
			<i>n</i> RCD	RD	0	1	0	1	0	0	0	0	0	0	0	0000000
					Repe	at cyc	les 1	throu	gh 4 ւ	until <i>n</i>	RAS -	1; trı	uncat	e if ne	eeded	
			nRAS	PRE	0	0	1	0	0	0	0	0	0	0	0	_
					Repe	at cyc	cles 1	throu	ıgh 4	until <i>i</i>	nRC -	1; tru	ncate	e if ne	eded	
		0	nRC	ACT	0	0	1	1	0	0	0	0	0	F	0	_
	т		<i>n</i> RC + 1	D	1	0	0	0	0	0	0	0	0	F	0	_
Toggling	Static HIGH		<i>n</i> RC + 2	D	1	0	0	0	0	0	0	0	0	F	0	_
ggl	tic H		<i>n</i> RC + 3	D#	1	1	1	1	0	0	0	0	0	F	0	_
Ĕ	Sta		<i>n</i> RC + 4	D#	1	1	1	1	0	0	0	0	0	F	0	_
					/cles r	RC +	1 thro	bugh	nRC +	4 unt	il <i>n</i> RC	C + <i>n</i> R	CD - 1	1; trui	ncate	if needed
			<i>n</i> RC + <i>n</i> RCD	RD	0	1	0	1	0	0	0	0	0	F	0	00110011
				Repeat cy	ycles r		1 thre	ough		4 unt	-	C + <i>n</i> R	AS - 1	1; trur	ncate	if needed
			<i>n</i> RC + <i>n</i> RAS	PRE	0	0	1	0	0	0	0	0	0	F	0	_
				Repeat	t cycle	nRC	+ 1 th	rougl	ח <i>n</i> RC	+ 4 u	ntil 2	× nRC	C - 1; t	runca	ate if I	needed
		1	2 × <i>n</i> RC				Rep	eat sı	ıb-loc	op 0, ι	ise BA	A [2:0]	] = 1			
		2	4 × <i>n</i> RC				Rep	eat sı	ıb-loc	op 0, ι	ise BA	A [2:0]	] = 2			
		3	6 × <i>n</i> RC				Rep	eat sı	ıb-loc	op 0, ι	ise BA	A [2:0]	] = 3			
		4	8 × <i>n</i> RC				Rep	eat sı	ıb-loc	op 0, ι	ise BA	A [2:0]	] = 4			
		5	10 × <i>n</i> RC				Rep	eat sı	ıb-loc	op 0, ι	ise BA	A [2:0]	] = 5			
		6	12 × <i>n</i> RC	Repeat sub-loop 0, use BA [2:0] = 6												
		7	14 × <i>n</i> RC				Rep	eat sı	ıb-loc	op 0, ι	ise BA	A [2:0]	] = 7			

Notes: 1. DQ, DQS, DQS# are midlevel unless driven as required by the RD command.

2. DM is LOW.

3. Burst sequence is driven on each DQ signal by the RD command.

4. Only selected bank (single) active.



#### Table 7: IDD Measurement Conditions for Power-Down Currents

Name	I <sub>DD2P0</sub> Precharge Power-Down Current (Slow Exit) <sup>1</sup>	I <sub>DD2P1</sub> Precharge Power-Down Current (Fast Exit) <sup>1</sup>	IDD2Q Precharge Quiet Standby Current	I <sub>DD3P</sub> Active Power- Down Current
Timing pattern	N/A	N/A	N/A	N/A
СКЕ	LOW	LOW	HIGH	LOW
External clock	Toggling	Toggling	Toggling	Toggling
<sup>t</sup> ск	<sup>t</sup> ck (MIN) Idd	<sup>t</sup> CK (MIN) IDD	<sup>t</sup> CK (MIN) IDD	<sup>t</sup> CK (MIN) IDD
t <sub>RC</sub>	N/A	N/A	N/A	N/A
t <sub>RAS</sub>	N/A	N/A	N/A	N/A
t <sub>RCD</sub>	N/A	N/A	N/A	N/A
t <sub>RRD</sub>	N/A	N/A	N/A	N/A
t <sub>RC</sub>	N/A	N/A	N/A	N/A
CL	N/A	N/A	N/A	N/A
AL	N/A	N/A	N/A	N/A
CS#	HIGH	HIGH	HIGH	HIGH
Command inputs	LOW	LOW	LOW	LOW
Row/column addr	LOW	LOW	LOW	LOW
Bank addresses	LOW	LOW	LOW	LOW
DM	LOW	LOW	LOW	LOW
Data I/O	Midlevel	Midlevel	Midlevel	Midlevel
Output buffer DQ, DQS	Enabled	Enabled	Enabled	Enabled
ODT <sup>2</sup>	Enabled, off	Enabled, off	Enabled, off	Enabled, off
Burst length	8	8	8	8
Active banks	None	None	None	All
Idle banks	All	All	All	None
Special notes	N/A	N/A	N/A	N/A

Notes: 1. MR0[12] defines DLL on/off behavior during Precharge power-down only; DLL on (fast exit, MR0[12] = 1) and DLL off (slow exit, MR0[12] = 0).

2. "Enabled, off" means the MR bits are enabled, but the signal is LOW.



#### Table 8: IDD2N and IDD3N Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	#3M	ОDT	BA [2:0]	A [15:11]	A [10]	A [9:7]	A [6:3]	A [2:0]	Data
			0	D	1	0	0	0	0	0	0	0	0	0	0	_
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
		0	2	D#	1	1	1	1	0	0	0	0	0	F	0	-
	-	U	3	D#	1	1	1	1	0	0	0	0	0	F	0	-
ng	HDIH	1	4–7				Rep	eat sı	ub-loc	op 0, ι	ise BA	A [2:0]	] = 1			
Toggling	ic H	2	8–11				Rep	eat sı	ub-loc	op 0, ι	ise BA	A [2:0]	] = 2			
P	Static	3	12–15				Rep	eat sı	ub-loc	op 0, ι	ise BA	A [2:0]	] = 3			
	0	4	16–19		Repeat sub-loop 0, use BA [2:0] = 4											
		5	20–23	Repeat sub-loop 0, use BA [2:0] = 5												
		6	24–27	Repeat sub-loop 0, use BA [2:0] = 6												
		7	28–31				Rep	eat si	ub-loc	op 0, ι	ise BA	(2:0	] = 7			

Notes: 1. DQ, DQS, DQS# are midlevel.

2. DM is LOW.

3. All banks closed during IDD2N; all banks open during IDD3N.

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ОDT	BA [2:0]	A [15:11]	A [10]	A [9:7]	A [6:3]	A [2:0]	Data
			0	D	1	0	0	0	0	0	0	0	0	0	0	_
			1	D	1	0	0	0	0	0	0	0	0	0	0	_
		0	2	D#	1	1	1	1	0	0	0	0	0	F	0	-
		U	3	D#	1	1	1	1	0	0	0	0	0	F	0	-
ng	Static HIGH	1	4–7	Repeat sub-loop 0, use BA [2:0] = 1; ODT = 0												
Toggling	ic H	2	8–11			Re	peat s	ub-lo	op 0,	use B	A [2:0	)] = 2;	ODT	= 1		
To	ìtat	3	12–15			Re	peat s	ub-lo	op 0,	use B	A [2:0	)] = 3;	ODT	= 1		
	0,	4	16–19			Re	peat s	ub-lo	op 0,	use B	A [2:0	)] = 4;	ODT	= 0		
		5	20–23			Re	peat s	ub-lo	op 0,	use B	A [2:0	)] = 5;	ODT	= 0		
		6	24–27			Re	peat s	ub-lo	op 0,	use B	A [2:0	)] = 6;	ODT	= 1		
		7	28–31			Re	peat s	ub-lo	op 0,	use B	A [2:0	)] = 7;	ODT	= 1		

Notes: 1. DQ, DQS, DQS# are midlevel.

2. DM is LOW.

3. All banks closed.



#### Table 10: IDD4R Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	BA [2:0]	A [15:11]	A [10]	A [9:7]	A [6:3]	A [2:0]	Data³
			0	RD	0	1	0	1	0	0	0	0	0	0	0	0000000
			1	D	1	0	0	0	0	0	0	0	0	0	0	—
			2	D#	1	1	1	1	0	0	0	0	0	0	0	—
			3	D#	1	1	1	1	0	0	0	0	0	0	0	—
	Static HIGH		4	RD	0	1	0	1	0	0	0	0	0	F	0	00110011
			5	D	1	0	0	0	0	0	0	0	0	F	0	—
ng		0	6	D#	1	1	1	1	0	0	0	0	0	F	0	—
Toggling	ic H		7	D#	1	1	1	1	0	0	0	0	0	F	0	—
٩ ۲	stat	1	8–15	Repeat sub-loop 0, use BA [2:0] = 1												
	0,	2	16–23				Rep	eat sı	ıb-loc	op 0, ι	ise BA	A [2:0]	= 2			
		3	24–31				Rep	eat sı	ıb-loc	op 0, ι	ise BA	A [2:0]	= 3			
		4	32–39				Rep	eat sı	ıb-loc	op 0, ι	ise BA	A [2:0]	= 4			
		5	40–47				Rep	eat sı	ub-loc	op 0, ι	ise BA	A [2:0]	= 5			
		6	48–55				Rep	eat su	ub-loc	op 0, ι	ise BA	A [2:0]	= 6			
		7	56–63				Rep	eat sı	ub-loc	op 0, ι	ise BA	A [2:0]	=7			

Notes: 1. DQ, DQS, DQS# are midlevel when not driving in burst sequence.

2. DM is LOW.

3. Burst sequence is driven on each DQ signal by the RD command.

4. All banks open.



#### Table 11: IDD4W Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	BA [2:0]	A [15:11]	A [10]	A [9:7]	A [6:3]	A [2:0]	Data₄
			0	WR	0	1	0	0	1	0	0	0	0	0	0	0000000
			1	D	1	0	0	0	1	0	0	0	0	0	0	_
			2	D#	1	1	1	1	1	0	0	0	0	0	0	_
			3	D#	1	1	1	1	1	0	0	0	0	0	0	_
	HIGH		4	WR	0	1	0	0	1	0	0	0	0	F	0	00110011
		-	5	D	1	0	0	0	1	0	0	0	0	F	0	_
ng		0	6	D#	1	1	1	1	1	0	0	0	0	F	0	_
Toggling	ic ⊢		7	D#	1	1	1	1	1	0	0	0	0	F	0	_
10	Static I	1	8–15				Rep	eat su	ıb-loc	ορ Ο, ι	ise BA	A [2:0]	= 1			
	0,	2	16–23				Rep	eat su	ıb-loc	ορ Ο, ι	ise BA	A [2:0]	= 2			
		3	24–31				Rep	eat su	ıb-loc	ορ Ο, ι	ise BA	A [2:0]	= 3			
		4	32–39				Rep	eat su	ıb-loc	ορ Ο, ι	ise BA	A [2:0]	= 4			
		5	40–47				Rep	eat su	ıb-loc	ο <mark>ρ Ο,</mark> ι	ise BA	A [2:0]	= 5			
		6	48–55				Rep	eat su	ıb-loc	ο <mark>ρ Ο,</mark> ι	ise BA	A [2:0]	= 6			
		7	56–63				Rep	eat su	ıb-loc	ορ Ο, ι	ise BA	A [2:0]	= 7			

Notes: 1. DQ, DQS, DQS# are midlevel when not driving in burst sequence.

2. DM is LOW.

3. Burst sequence is driven on each DQ signal by the WR command.

4. All banks open.



### CS6xDT1G6Q5/Q7

#### Table 12: IDD5B Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	BA [2:0]	A [15:11]	A [10]	A [9:7]	A [6:3]	A [2:0]	Data
	Static HIGH	0	0	REF	0	0	0	1	0	0	0	0	0	0	0	_
			1	D	1	0	0	0	0	0	0	0	0	0	0	_
		1a	2	D	1	0	0	0	0	0	0	0	0	0	0	_
		Ia	3	D#	1	1	1	1	0	0	0	0	0	F	0	-
			4	D#	1	1	1	1	0	0	0	0	0	F	0	_
ng		1b	5–8	Repeat sub-loop 1a, use BA [2:0] = 1												
Toggling	ic F	1c	9–12	Repeat sub-loop 1a, use BA [2:0] = 2												
To	ìtat	1d	1–16			F	Repea	at sul	o-loop	o 1a,	use B	A [2:	0] = 3	3		
	0,	1e	17–20			F	Repea	at sul	o-loop	o 1a,	use B	A [2:	0] = 4	1		
		1f	21–24			F	Repea	at sul	o-loop	o 1a,	use B	A [2:	0] = 5	5		
		1g	25–28			F	Repea	at sul	o-loop	o 1a,	use B	A [2:	0] = 6	5		
		1h	29–32			F	Repea	at sul	o-loop	o 1a,	use B	A [2:	0] = 7	7		
		2	33– <i>n</i> RFC - 1	Repe	at su	b-loc	p 1a	throu	ugh 1	h unt	til <i>n</i> R	FC - 1	L; tru	ncate	e if ne	eeded

Notes: 1. DQ, DQS, DQS# are midlevel. 2. DM is LOW.



I <sub>DD</sub> Test	I <sub>DD6</sub> : Self-Refresh Current Normal Temperature Range T <sub>c</sub> = 0°C to +85°C	I <sub>DDGET</sub> : Self-Refresh Current Extended Temperature Range T <sub>c</sub> = 0°C to +95°C	I <sub>DD8</sub> : Reset <sup>2</sup>			
CKE	LOW	LOW	Midlevel			
External clock	Off, CK and CK# = LOW	Off, CK and CK# = LOW	Midlevel			
<sup>t</sup> CK	N/A	N/A	N/A			
t <sub>RC</sub>	N/A	N/A	N/A			
t <sub>RAS</sub>	N/A	N/A	N/A			
<sup>t</sup> RCD	N/A	N/A	N/A			
t <sub>RRD</sub>	N/A	N/A	N/A			
t <sub>RC</sub>	N/A	N/A	N/A			
CL	N/A	N/A	N/A			
AL	N/A	N/A	N/A			
CS#	Midlevel	Midlevel	Midlevel			
Command inputs	Midlevel	Midlevel	Midlevel			
Row/column addresses	Midlevel	Midlevel	Midlevel			
Bank addresses	Midlevel	Midlevel	Midlevel			
Data I/O	Midlevel	Midlevel	Midlevel			
Output buffer DQ, DQS	Enabled	Enabled	Midlevel			
ODT <sup>1</sup>	Enabled, midlevel	Enabled, midlevel	Midlevel			
Burst length	N/A	N/A	N/A			
Active banks	N/A	N/A	None			
Idle banks	N/A	N/A	All			
SRT	Disabled (normal)	Enabled (extended)	N/A			
ASR	Disabled	Disabled	N/A			

#### Table 13: IDD Measurement Conditions for IDD6, IDD6ET, and IDD8

Notes: 1. "Enabled, midlevel" means the MR command is enabled, but the signal is midlevel.

2. During a cold boot RESET (initialization), current reading is valid after power is stable and RESET has been LOW for 1ms; During a warm boot RESET (while operating), current reading is valid after RESET has been LOW for 200ns + t<sub>RFC</sub>.



#### Table 14: IDD7 Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ОDT	BA [2:0]	A [15:11]	A [10]	A [9:7]	A [6:3]	A [2:0]	Data³
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	_
			1	RDA	0	1	0	1	0	0	0	1	0	0	0	00000000
		•	2	D	1	0	0	0	0	0	0	0	0	0	0	_
		0	3				1	Rep	beat o	ycle 2	2 unti	il <i>n</i> RR	D - 1			I
			nRRD	ACT	0	0	1	1	0	1	0	0	0	F	0	_
		1	<i>n</i> RRD + 1	RDA	0	1	0	1	0	1	0	1	0	F	0	00110011
		1	<i>n</i> RRD + 2	D	1	0	0	0	0	1	0	0	0	F	0	_
			nRRD + 3 Repeat cycle nRRD + 2 until 2 × nRRD - 1													
		2	2 × nRRD Repeat sub-loop 0, use BA [2:0] = 2													
		3							t sub	-loop	1, us	e BA	[2:0] =	= 3		
		4	4 × <i>n</i> RRD	D	1	0	0	0	0	3	0	0	0	F	0	-
			4 × <i>n</i> RRD + 1			Re	epeat	cycle	4 × n	RRD	until <i>i</i>	nFAW	/ - 1, i	f nee	ded	
		5	nFAW				R	lepea	t sub	-loop	0, us	e BA	[2:0] =	= 4		
		6	nFAW + nRRD Repeat sub-loop 1, use BA [2:0] = 5													
		7	nFAW + 2 × nRRD         Repeat sub-loop 0, use BA [2:0] = 6           nFAW + 3 × nRRD         Repeat sub-loop 1, use BA [2:0] = 7													
	Static HIGH	8							t sub	-loop	1, us	e BA	[2:0] =	= 7		
60		9	<i>n</i> FAW + 4 × <i>n</i> RRD	D	1	0	0	0	0	7	0	0	0	F	0	_
Toggling		5	<i>n</i> FAW + 4 × <i>n</i> RRD + 1			peat o	· · · · ·	nFAW		× nRR	-	:il 2 ×	nFAV	V - 1,	if ne	eded
Log	atic		2 × <i>n</i> FAW	ACT	0	0	1	1	0	0	0	0	0	F	0	-
·	St		2 × <i>n</i> FAW + 1	RDA	0	1	0	1	0	0	0	1	0	F	0	00110011
		10	2 × <i>n</i> FAW + 2	D	1	0	0	0	0	0	0	0	0	F	0	_
			2 × <i>n</i> FAW + 3				· ·	1		W + 2	-					1
			2 × <i>n</i> FAW + <i>n</i> RRD	ACT	0	0	1	1	0	1	0	0	0	0	0	_
			2 × <i>n</i> FAW + <i>n</i> RRD + 1	RDA	0	1	0	1	0	1	0	1	0	0	0	0000000
		11	2 × <i>n</i> FAW + <i>n</i> RRD + 2	D	1	0	0	0	0	1	0	0	0	0	0	-
			2 × <i>n</i> FAW + <i>n</i> RRD + 3		Repe	at cyc									2 × n	RRD - 1
		12	$2 \times nFAW + 2 \times nRRD$					•		loop						
		13	$2 \times nFAW + 3 \times nRRD$	_		-		r ·		loop					-	
		14	$2 \times nFAW + 4 \times nRRD$	D	1	0	0	0	0	3	0	0	0	0	0	-
		4 5	$2 \times nFAW + 4 \times nRRD + 1$		кере	at cy									1, it n	eeded
		15	3 × nFAW					•		loop						
		16	$3 \times nFAW + nRRD$							loop						
		17 18	$3 \times nFAW + 2 \times nRRD$ $3 \times nFAW + 3 \times nRRD$							loop : loop :						
		ΤQ	$3 \times nFAW + 3 \times nRRD$ $3 \times nFAW + 4 \times nRRD$	D	1	0	0	epeat 0	-du2-	100p . 7	11, US 0	е ва 0	[2:0] 0	= /	0	
		1۵							-			-	-			
		$\begin{vmatrix} 19 &   3 \times nFAW + 4 \times nRRD + 1 \end{vmatrix}$ Repeat cycle $3 \times nFAW + 4 \times nRRD$ until $4 \times nFAW - 1$ , if needed										leeueu				

Chiplus reserves the right to change product or specification without notice.



Notes: 1. DQ, DQS, DQS# are midlevel unless driven as required by the RD command.

2. DM is LOW.

3. Burst sequence is driven on each DQ signal by the RD command.

4. AL = CL-1.

### **Electrical Characteristics – IDD Specifications**

#### Table 15: IDD Maximum Limits

Speed Bin			DDR3-	DDR3-	DDR3-	DDR3-		
Parameter	Symbol	Width	800	1066	1333	1600	Units	Notes
Operating current 0: One bank		X4	65	75	85	95	mA	1, 2
ACTIVATE-to-RECHARGE	I <sub>DD</sub> 0	X8	90	100	110	120	mA	1, 2
		X16	90	100	110	120	mA	1, 2
Operating current 1: One bank		X4	85	95	105	115	mA	1, 2
ACTIVATE-to-READ to-	IDD1	X8	110	120	130	140	mA	1, 2
PRECHARGE		X16	110	130	150	170		
Precharge power-down current; Slow exit	I <sub>DD</sub> 2PD (slow)	All	12	12	12	12	mA	1, 2
Precharge power-down current;	I <sub>DD</sub> 2P1	All	30	35	40	45	mA	1, 2
Precharge quiet standby Current	IDD2Q	All	46	53	60	67	mA	1, 2
Precharge standby current	I <sub>DD</sub> 2N	All	50	55	65	70	mA	1, 2
Dracharga standby ODT surrant		X4, X8	65	75	85	95	mA	1, 2
Precharge standby ODT current	Idd2NT	X16	80	95	105	115	mA	1, 2
Active power-down current	IDD3P	All	30	35	40	45	mA	1, 2
Active standby current	1 201	X4, X8	52	57	62	67	mA	1, 2
	I <sub>DD</sub> 3N	X16	50	55	60	65	mA	1, 2
		X4	130	160	200	250	mA	1, 2
Burst read operating current	I <sub>DD</sub> 4R	X8	130	160	200	250	mA	1, 2
		X16	230	260	290	320		
		X4	160	190	220	250	mA	1, 2
Burst write operating current	IDD4W	X8	160	190	220	250	mA	1, 2
		X16	240	290	355	430		
Burst refresh current	IDD5B	All	200	220	240	260	mA	1, 2
Room temperature self-refresh	IDD6	All	6	6	6	6	mA	1, 2, 3
Extended temperature self-	I <sub>DD</sub> 6ET	All	9	9	9	9	mA	1, 4
		X4	230	250	315	400	mA	1, 2
All banks interleaved read current	I <sub>DD</sub> 7	X8	350	390	490	600	mA	1, 2
		X16	350	380	420	460		

Chiplus reserves the right to change product or specification without notice.



## CS6xDT1G6Q5/Q7

Reset current	I <sub>DD</sub> 8	All	IDD2P+2mA	IDD2P+2mA	IDD2P+2mA	IDD2P+2mA	mA	1, 2	
---------------	-------------------	-----	-----------	-----------	-----------	-----------	----	------	--

- Notes: 1.  $T_C = 85^{\circ}C$ ; SRT and ASR are disabled.
  - 2. Enabling ASR could increase IDDx by up to an additional 2mA.
  - 3. Restricted to  $T_C$  (MAX) = 85°C.
  - 4.  $T_C = 85^{\circ}C$ ; ASR and ODT are disabled; SRT is enabled.
  - 5. The IDD values must be derated (increased) on IT-option and AT-option devices when operated outside of the range 0°C ≤ TC ≤ +85°C:
    - 5a. When T<sub>C</sub> < 0°C: IDD2P0, IDD2P1 and IDD3P must be derated by 4%; IDD4R and IDD4W must be derated by

2%; and IDD6 and IDD7 must be derated by 7%.

5b. When T<sub>C</sub> > 85°C: IDD0, IDD1, IDD2N, IDD2NT, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, and IDD5B must be derated by 2%; IDD2Px must be derated by 30%.

### **Electrical Specifications – DC and AC**

### **DC** Operating Conditions

#### Table 16: DC Electrical Characteristics and Operating Conditions

All voltages are referenced to  $V_{\mbox{\scriptsize SS}}$ 

Parameter/Condition	Symbol	Min	Nom	Max	Unit	Notes
Supply voltage	VDD	1.425	1.5	1.575	V	1, 2
I/O supply voltage	VDDQ	1.425	1.5	1.575	V	1, 2
Input leakage current Any input $0V \le V_{IN} \le V_{DD}$ , $V_{REF}$ pin $0V \le V_{IN} \le 1.1V$ (All other pins not under test = $0V$ )	IJ	-2	_	2	μA	
$V_{REF}$ supply leakage current $V_{REF}DQ = V_{DD}/2$ or $V_{REF}CA = V_{DD}/2$ (All other pins not under test = 0V)	IV <sub>REF</sub>	-1	-	1	μA	3, 4

Notes: 1. V<sub>DD</sub> and V<sub>DDQ</sub> must track one another. V<sub>DDQ</sub> must be  $\leq$  V<sub>DD</sub>. V<sub>SS</sub> = V<sub>SSQ</sub>.

2. V<sub>DD</sub> and V<sub>DDQ</sub> may include AC noise of ±50mV (250 kHz to 20 MHz) in addition to the DC (0 Hz to 250 kHz) specifications. V<sub>DD</sub> and V<sub>DDQ</sub> must be at same level for valid AC timing parameters.

- 3. VREF (see Table 17).
- 4. The minimum limit requirement is for testing purposes. The leakage current on the VREF pin should be minimal.

### Input Operating Conditions

#### Table 17: DC Electrical Characteristics and Input Conditions

All voltages are referenced to V<sub>SS</sub>

Parameter/Condition	Symbol	Min	Nom	Max	Unit	Notes
VIN low; DC/commands/address busses	VIL	VSS	N/A	See Table 18	V	
VIN high; DC/commands/address busses	VIH	See Table	N/A	V <sub>DD</sub>	V	
Input reference voltage command/address bus	V <sub>REF</sub> CA(DC)	0.49 × VDD	0.5 × VDD	0.51 × VDD	V	1, 2
I/O reference voltage DQ bus	V <sub>REF</sub> DQ(DC)	0.49 × VDD	0.5 × VDD	0.51 × VDD	V	2, 3
I/O reference voltage DQ bus in SELF REFRESH	V <sub>REF</sub> DQ(SR)	VSS	0.5 × VDD	V <sub>DD</sub>	V	4



# CS6xDT1G6Q5/Q7

Rev. 1.0

- Notes: 1. V<sub>REF</sub>CA(DC) is expected to be approximately 0.5 × VDD and to track variations in the DC level. Externally generated peak noise (noncommon mode) on V<sub>REF</sub>CA may not exceed ±1%×V<sub>DD</sub> around the V<sub>REF</sub>CA(DC) value. Peak-to-peak AC noise on V<sub>REF</sub>CA should not exceed ±2% of V<sub>REF</sub>CA(DC).
  - 2. DC values are determined to be less than 20 MHz in frequency. DRAM must meet specifications if the DRAM induces additional AC noise greater than 20 MHz in frequency.
  - 3.  $V_{REF}DQ(DC)$  is expected to be approximately 0.5 ×  $V_{DD}$  and to track variations in the DC level. Externally generated peak noise (noncommon mode) on  $V_{REF}DQ$  may not exceed ±1%× $V_{DD}$  around the  $V_{REF}DQ(DC)$  value. Peak-to-peak AC noise on  $V_{REF}DQ$  should not exceed ±2% of  $V_{REF}DQ(DC)$ .

#### **Table 18: Input Switching Conditions**

Parameter/Condition	Symbol	DDR3-800 DDR3-1066	DDR3-1333 DDR3-1600	Unit
Input high AC voltage: Logic 1 @ 175mV	VIH(AC175) mn	175	175	mV
Input high AC voltage: Logic 1 @ 150mV	VIH(AC150) mn	150	150	mV
Input high DC voltage: Logic 1 @ 100 mV	VIH(DC100) min	100	100	mV
Input low DC voltage: Logic 0 @ –100mV	VIL(DC100) max	-100	-100	mV
Input low AC voltage: Logic 0 @ –150mV	VIL(AC150) max	-150	-150	mV
Input low AC voltage: Logic 0 @ –175mV	VIL(AC175) max	-175	-175	mV
	DQ and D			
Input high AC voltage: Logic 1	VIH(AC175) min	175	-	mV
Input high AC voltage: Logic 1	VIH(AC150) min	150	150	mV
Input high DC voltage: Logic 1	VIH(DC100) min	100	100	mV
Input low DC voltage: Logic 0	VIL(DC100) max	-100	-100	mV
Input low AC voltage: Logic 0	VIL(AC150) max	-150	-150	mV
Input low AC voltage: Logic 0	VIL(AC175) max	-175	_	mV

- Notes: 1. All voltages are referenced to V<sub>REF</sub>. V<sub>REF</sub> is V<sub>REF</sub>CA for control, command, and address. All slew rates and setup/ hold times are specified at the DRAM ball. V<sub>REF</sub> is V<sub>REF</sub>DQ for DQ and DM inputs.
  - 2. Input setup timing parameters (t<sub>IS</sub> and t<sub>DS</sub>) are referenced at VIL(AC)/VIH(AC), not VREF(DC).
  - 3. Input hold timing parameters (t<sub>IH</sub> and t<sub>DH</sub>) are referenced at VIL(DC)/VIH(DC), not VREF(DC).
  - 4. Single-ended input slew rate = 1 V/ns; maximum input voltage swing under test is 900mV (peak-to-peak).
  - 5. When two V<sub>IH</sub>(AC) values (and two corresponding V<sub>IL</sub>(AC) values) are listed for a specific speed bin, the user may choose either value for the input AC level. Whichever value is used, the associated setup time for that AC level must also be used.

Additionally, one V<sub>IH</sub>(AC) value may be used for address/command inputs and the other V<sub>IH</sub>(AC) value may be used for data inputs. For example, for DDR3-800, two input AC levels are defined: V<sub>IH</sub>(AC175), min and V<sub>IH</sub>(AC150), min (corresponding V<sub>IL</sub>(AC175), min and V<sub>IL</sub>(AC150), min). For DDR3-800, the address / command inputs must use either V<sub>IH</sub>(AC175), min with tIS(AC175) of 200ps or V<sub>IH</sub>(AC150), min with t<sub>IS</sub>(AC150) of 350ps; independently, the data inputs must use either V<sub>IH</sub>(AC175), min with t<sub>DS</sub>(AC175), min with t<sub>DS</sub>(AC150) of 125ps.



Rev. 1.0

### Table 19: Differential Input Operating Conditions (CK, CK# and DQS, DQS#)

	•				
Parameter/Condition	Symbol	Min	Max	Unit	Notes
Differential input voltage logic high - slew	VIH, diff	200	N/A	mV	4
Differential input voltage logic low - slew	VIL, diff	N/A	-200	mV	4
Differential input voltage logic high	VIH, diff(AC)	$2 \times (VIH(AC) - V_{REF})$	VDD/VDDQ	mV	5
Differential input voltage logic low	VIL, diff(AC)	Vss/Vssq	$2 \times (VIL(AC)-V_{REF})$	mV	6
Differential input crossing voltage relative to VDD/2 for DQS, DQS#; CK, CK#	VIX	V <sub>REF</sub> (DC) - 150	VR <sub>EF</sub> (DC) + 150	mV	4, 7
Differential input crossing voltage relative to VDD/2 for CK, CK#	VIX (175)	V <sub>RE</sub> F(DC) - 175	V <sub>REF</sub> (DC) + 175	mV	4, 7, 8
Single-ended high level for strobes	Veru	VDDQ/2 + 175	VDDQ	mV	5
Single-ended high level for CK, CK#	VSEH	V <sub>DD</sub> /2 + 175	V <sub>DD</sub>	mV	5
Single-ended low level for strobes	Veri	VSSQ	VDDQ/2 - 175	mV	6
Single-ended low level for CK, CK#	VSEL	VSS	V <sub>DD</sub> /2 - 175	mV	6

Notes: 1. Clock is referenced to  $V_{DD}$  and  $V_{SS}$ . Data strobe is referenced to  $V_{DDQ}$  and  $V_{SSQ}$ .

2. Reference is  $V_{REF}CA(DC)$  for clock and  $V_{REF}DQ(DC)$  for strobe.

3. Differential input slew rate = 2 V/ns

4. Defines slew rate reference points, relative to input crossing voltages.


5. Minimum DC limit is relative to single-ended signals; overshoot specifications are applicable.

- 6. Maximum DC limit is relative to single-ended signals; undershoot specifications are applicable.
- 7. The typical value of V<sub>IX</sub>(AC) is expected to be about 0.5 × V<sub>DD</sub> of the transmitting device, and V<sub>IX</sub>(AC) is expected to track variations in V<sub>DD</sub>. V<sub>IX</sub>(AC) indicates the voltage at which differential input signals must cross.
- 8. The V<sub>IX</sub> extended range (±175mV) is allowed only for the clock; this V<sub>IX</sub> extended range is only allowed when the following conditions are met: The single-ended input signals are monotonic, have the single-ended swing V<sub>SEL</sub>, V<sub>SEH</sub> of at least V<sub>DD</sub>/2 ±250mV, and the differential slew rate of CK, CK# is greater than 3 V/ns.
- 9. VIX must provide 25mV (single-ended) of the voltages separation.





#### Figure 2: Input Signal



Notes: 1. Numbers in diagrams reflect nominal values.




### AC Overshoot/Undershoot Specification

### **Table 20: Control and Address Pins**

Parameter	DDR3 -800	DDR3 -1066	DDR3 -1333	DDR3 -1600
Maximum peak amplitude allowed for overshoot area (see Figure 3)	0.4V	0.4V	0.4V	0.4V
Maximum peak amplitude allowed for undershoot area (see Figure 4)	0.4V	0.4V	0.4V	0.4V
Maximum overshoot area above V <sub>DD</sub> (see Figure 3)	0.67 Vns	0.5 Vns	0.4 Vns	0.33 Vns
Maximum undershoot area below V <sub>ss</sub> (see Figure 4)	.67 Vns	0.5 Vns	0.4 Vns	0.33 Vns

#### Table 21: Clock, Data, Strobe, and Mask Pins

Parameter	DDR3	DDR3	DDR3	DDR3
	-800	-1066	-1333	-1600
Maximum peak amplitude allowed for overshoot area (see Figure 3)	0.4V	0.4V	0.4V	0.4V
Maximum peak amplitude allowed for undershoot area (see Figure 4)	0.4V	0.4V	0.4V	0.4V
Maximum overshoot area above V <sub>DD</sub> /V <sub>DDQ</sub> (see Figure 3)	0.25	0.19	0.15	0.13
	Vns	Vns	Vns	Vns
Maximum undershoot area below V <sub>ss</sub> /V <sub>ssq</sub> (see Figure 4)	0.25	0.19	0.15	0.13
	Vns	Vns	Vns	Vns






Figure 4: Undershoot




Chiplus reserves the right to change product or specification without notice.




CS6xDT1G6Q5/Q7

### Figure 5: VIX for Differential Signals



#### Figure 6: Single-Ended Requirements for Differential Signals







### Figure 7: Definition of Differential AC-Swing and t<sub>DVAC</sub>




Table 22: Allowed Time Bet	fore Ringback (toyac) f	for CK - CK# and DQS - DQS#
	I OI O I LIII GIOLON (LDVAC)	

	<sup>t</sup> DVAC(ps)at  VIH, diff(AC) to VIL, diff(AC)				
Slew Rate (V/ns)	350mV	300mV			
>4.0	75	175			
4.0	57	170			
3.0	50	167			
2.0	38	163			
1.9	34	162			
1.6	29	161			
1.4	22	159			
1.2	13	155			
1.0	0	150			
<1.0	0	150			

Note: 1. Below VIL(AC)



# CS6xDT1G6Q5/Q7

### Slew Rate Definitions for Single-Ended Input Signals

Setup (tIS and tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF}$  and the first crossing of  $V_{IH}(AC)$ min. Setup ( $t_{IS}$  and  $t_{DS}$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF}$  and the first crossing of  $V_{IL}(AC)$ max. Hold ( $t_{IH}$  and  $t_{DH}$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF}$ . Hold ( $t_{IH}$  and  $t_{DH}$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IL}(DC)$ max and the first crossing of  $V_{REF}$ . Hold ( $t_{IH}$  and  $t_{DH}$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IL}(DC)$ max and the first crossing of  $V_{REF}$ . Hold ( $t_{IH}$  and  $t_{DH}$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IL}(DC)$ max and the first crossing of  $V_{REF}$ .


### Table 23: Single-Ended Input Slew Rate Definition

Input Slew Rates	Input Slew Rates (Linear Signals)		sured	Calculation
Input	Edge	From To		
Cotup	Rising	V <sub>REF</sub>	VIH(AC)min	(IH(AC), min <sup>− V</sup> <sub>REF</sub> ) /∆TRS <sub>Se</sub>
Setup	Falling	V <sub>REF</sub>	VIL(AC)max	(V <sub>REF</sub> - VIL(AC), max)/ ΔTFS <sub>Se</sub>
Lield	Rising	VIL(DC)max	V <sub>REF</sub>	(V <sub>REF</sub> - VIL(DC), max)/ ΔTFH <sub>SE</sub>
Hold	Falling	VIH(DC)min	V <sub>REF</sub>	(V <sub>IH(DC)</sub> , min <sup>– V</sup> <sub>REF</sub> )/ ΔTRSH <sub>Se</sub>



# CS6xDT1G6Q5/Q7

### Figure 8: Nominal Slew Rate Definition for Single-Ended Input Signals



Chiplus reserves the right to change product or specification without notice.



Rev. 1.0


### Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK, CK# and DQS, DQS#) are defined and measured. The nominal slew rate for a rising signal is defined as the slew rate between VIL, diff, max and VIH, diff, min. The nominal slew rate for a falling signal is defined as the slew rate between VIH, diff, max.

#### Table 24: Differential Input Slew Rate Definition

Differential Input Slew Rates (Linear Signals)		Meas	sured	Calculation
Input	Edge	From	То	
	Rising	VIL, diff, max	VIH, diff, min	(VIH, diff, min <sup>-</sup> VIL, diff, max)/ $\Delta TR$ diff
CK and DQS reference	Falling	VIH, diff, min	VIL, diff, max	(VIH, diff, min <sup>-</sup> VIL, diff, max)/ $\Delta TF$ diff

#### Figure 9: Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#



37




## CS6xDT1G6Q5/Q7

### **ODT Characteristics**

The ODT effective resistance  $R_{TT}$  is defined by MR1[9, 6, and 2]. ODT is applied to the DQ, DM, DQS, DQS#, and TDQS, TDQS# balls (x8 devices only). The ODT target values and a functional representation are listed in Table 25 and Table 26. The individual pull-up and pull-down resistors ( $R_{TT(PU)}$ ) and ( $R_{TT(PD)}$ ) are defined as follows:

 $R_{TT(PU)} = (V_{DD}Q - V_{OUT})/|I_{OUT}|$ , under the condition that  $R_{TT(PD) is}$  turned off  $R_{TT(PD)} = (V_{OUT})/|I_{OUT}|$ , under the condition that  $R_{TT(PU) is}$  turned off

#### Figure 10: ODT Levels and I-V Characteristics



### Table 25: On-Die Termination DC Electrical Characteristics

Parameter/Condition	Symbol	Min	Nom	Max	Unit	Notes
RTT effective impedance	RTT(EFF)	See Table 26			1, 2	
Deviation of VM with respect to VDDQ/2	ΔVΜ	-5		5	%	1, 2, 3

Notes:

- 1. Tolerance limits are applicable after proper ZQ calibration has been performed at a stable temperature and voltage (V<sub>DDQ</sub> = V<sub>DD</sub>, V<sub>SSQ</sub> = V<sub>SS</sub>). Refer to ODT Sensitivity if either the temperature or voltage changes after calibration.
- Measurement definition for RTT: Apply V<sub>IH</sub>(AC) to pin under test and measure current I[V<sub>IH</sub>(AC)], then apply V<sub>IL</sub>(AC) to pin under test and measure current I[V<sub>IL</sub>(AC)]: RTT = (V<sub>IH</sub>(AC) V<sub>IL</sub>(AC)) / (I(V<sub>IH</sub>(AC)) I(V<sub>IL</sub>(AC)))
- 3. Measure voltage (VM) at the tested pin with no load:  $\Delta VM = ((2 \times VM / V_{DDQ})-1) \times 100$ 4. For IT and AT devices, the minimum values are derated by 6% when the device operates between -40°C and



# CS6xDT1G6Q5/Q7

### **ODT Resistors**

Table 26 provides an over al characteristics. The values provided are not specification requirements; however, they can be used as design guidelines to indicate what *RR<sub>TTTT</sub>* is targeted to provide:

- RTT 120Ω is made up of RTT120(PD240) and RTT120(PU240)
- RTT 60Ω is made up of RTT60(PD120) and RTT60(PU120)
- RTT 40Ω is made up of RTT40(PD80) and RTT40(PU80)
- RTT 30Ω is made up of RTT30(PD60) and RTT30(PU60)
- RTT 20Ω is made up of RTT20(PD40) and RTT20(PU40)

#### **Table 26: RTT Effective Impedances**

MR1 [9, 6, 2]	RTT	Resistor	VOUT	Min	Nom	Max	Unit
			0.2 × VDDQ	0.6	1.0	1.1	RZQ/1
		RTT120(PD240)	0.5 × VDDQ	0.9	1.0	1.1	RZQ/1
	120Ω		0.8 × VDDQ	0.9	1.0	1.4	RZQ/1
0, 1, 0	12002		0.2 × VDDQ	0.9	1.0	1.4	RZQ/1
		RTT120(PU240)	0.5 × VDDQ	0.9	1.0	1.1	RZQ/1
			0.8 × VDDQ	0.6	1.0	1.1	RZQ/1
		120Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ/2
			0.2 × VDDQ	0.6	1.0	1.1	RZQ/2
		RTT60(PD120)	0.5 × VDDQ	0.9	1.0	1.1	RZQ/2
	60Ω		0.8 × VDDQ	0.9	1.0	1.4	RZQ/2
0, 0, 1	600	RTT60(PU120)	0.2 × VDDQ	0.9	1.0	1.4	RZQ/2
			0.5 × VDDQ	0.9	1.0	1.1	RZQ/2
			0.8 × VDDQ	0.6	1.0	1.1	RZQ/2
	60Ω		VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ/4
		R <sub>TT40</sub> (PD80)	0.2 × VDDQ	0.6	1.0	1.1	RZQ/3
			0.5 × VDDQ	0.9	1.0	1.1	RZQ/3
	40Ω		0.8 × VDDQ	0.9	1.0	1.4	RZQ/3
0, 1, 1	40Ω		0.2 × VDDQ	0.9	1.0	1.4	RZQ/3
		RTT40(PU80)	0.5 × VDDQ	0.9	1.0	1.1	RZQ/3
			0.8 × VDDQ	0.6	1.0	1.1	RZQ/3
		40Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ/6
			0.2 × VDDQ	0.6	1.0	1.1	RZQ/4
		RTT30(PD60)	0.5 × VDDQ	0.9	1.0	1.1	RZQ/4
	30Ω		0.8 × VDDQ	0.9	1.0	1.4	RZQ/4
1, 0, 1	3012		0.2 × VDDQ	0.9	1.0	1.4	RZQ/4
		R <sub>TT30</sub> (PU60)	0.5 × VDDQ	0.9	1.0	1.1	RZQ/4
			0.8 × VDDQ	0.6	1.0	1.1	RZQ/4



## CS6xDT1G6Q5/Q7

Table 26: RTT Effective Impedances (Continued)

MR1 [9, 6, 2]	RTT	Resistor	VOUT	Min	Nom	Max	Unit
			0.2 × VDDQ	0.6	1.0	1.1	RZQ/6
		RTT20(PD40)	0.5 × VDDQ	0.9	1.0	1.1	RZQ/6
	200		0.8 × VDDQ	0.9	1.0	1.4	RZQ/6
1, 0, 0	20Ω	RTT20(PU40)	0.2 × VDDQ	0.9	1.0	1.4	RZQ/6
			0.5 × VDDQ	0.9	1.0	1.1	RZQ/6
			0.8 × VDDQ	0.6	1.0	1.1	RZQ/6
		20Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ/12

Note: 1. Values assume an RZQ of  $240\Omega(\pm 1\%)$ .

### **ODT Sensitivity**

If either the temperature or voltage changes after I/O calibration, then the tolerance limits listed in Table 25 and Table 26 can be expected to widen according to Table 27 and Table 28.

#### **Table 27: ODT Sensitivity Definition**

Symbol	Min	Max	Unit
RTT	0.9 - dRTTdT ×  DT  - dRTTdV ×  DV	1.6 + dRTTdT ×  DT  + dRTTdV ×  DV	RZQ/ (2, 4, 6, 8, 12)

Note: 1.  $\Delta T = T - T$  (@ calibration),  $\Delta V = V_{DDQ} - V_{DDQ}$  (@ calibration) and  $V_{DD} = V_{DDQ}$ .

#### **Table 28: ODT Temperature and Voltage Sensitivity**


Change	Min	Max	Unit
dRTTdT	0	1.5	%/°C
dRTTdV	0	0.15	%/mV

### **ODT Timing Definitions**

ODT loading differs from that used in AC timing measurements. The reference load for ODT timings is shown in Figure 11. Two parameters define when ODT turns on or off synchronously, two define when ODT turns on or off asynchronously, and another defines when ODT turns on or off dynamically. Table 29 outlines and provides definition and measurement references settings for each parameter (see Table 30)

ODT turn-on time begins when the output leaves High-Z and ODT resistance begins to turn on. ODT turn-off time begins when the output leaves Low-Z and ODT resistance begins to turn off.

#### Figure 11: ODT Timing Reference Load





# CS6xDT1G6Q5/Q7

### **Table 29: ODT Timing Definitions**

	-		
Symbol	Begin Point Definition	End Point Definition	Figure
	Rising edge of CK - CK# defined by the end point of ODTLon	Extrapolated point at $V_{\text{SSQ}}$	Figure 12
	Rising edge of CK - CK# defined by the end point of ODTLoff	Extrapolated point at VRTT, nom	Figure 12
AONPD	Rising edge of CK - CK# with ODT first being registered HIGH	Extrapolated point at $V_{SSQ}$	Figure 13
AOFPD	Rising edge of CK - CK# with ODT first being registered LOW	Extrapolated point at VRTT, nom	Figure 13
	Rising edge of CK - CK# defined by the end point of ODTLcnw, ODTLcwn4, or ODTLcwn8	Extrapolated points at VRTT(WR) and VRTT, nom	Figure 14

### Table 30: Reference Settings for ODT Timing Measurements

Measured Parameter	R <sub>TT, nom</sub> Setting	R <sub>TT(WR)</sub> Setting	V	V
taon	RZQ/4 (60Ω)	N/A	50mV	100mV
<sup>t</sup> AON	RZQ/12 (20Ω)	N/A	100mV	200mV
taos	RZQ/4 (60Ω)	N/A	50mV	100mV
<sup>t</sup> AOF	RZQ/12 (20Ω)	N/A	100mV	200mV
taoupp	RZQ/4 (60Ω)	N/A	50mV	100mV
<sup>t</sup> AONPD	RZQ/12 (20Ω)	N/A	100mV	200mV
taosaa	RZQ/4 (60Ω)	N/A	50mV	100mV
<sup>t</sup> AOFPD	RZQ/12 (20Ω)	N/A	100mV	200mV
<sup>t</sup> ADC	RZQ/12 (20Ω)	RZQ/2 (120Ω)	200mV	300mV


Note: 1. Assume an RZQ of 240 $\Omega$  (±1%) and that proper ZQ calibration has been performed at a stable temperature and voltage (V<sub>DDQ</sub> = V<sub>DD</sub>, V<sub>SSQ</sub> = V<sub>SS</sub>).




# CS6xDT1G6Q5/Q7

Rev. 1.0

#### Figure 12: tAON and tAOF Definitions




#### Figure 13: tAONPD and tAOFPD Definitions





# CS6xDT1G6Q5/Q7

#### Figure 14: tADC Definition





# CS6xDT1G6Q5/Q7


### **Output Driver Impedance**

The output driver impedance is selected by MR1[5,1] during initialization. The selected value is able to maintain the tight tolerances specified if proper ZQ calibration is performed. Output specifications refer to the default out

-put driver unless specifically stated otherwise. A functional representation of the output buffer is shown below. The output driver impedance  $R_{ON}$  is defined by the value of the external reference resistor RZQ as follows:

- $R_{ON}$ , x = RZQ/y (with RZQ = 240 $\Omega \pm 1\%$ ;  $x=34\Omega$  or 40 $\Omega$  with y = 7 or 6, respectively)
- The individual pull-up and pull-down resistors RON(PU) and RON(PD) are defined as follows:
- $R_{ON}(PU) = (V_{DDQ} V_{OUT})/|I_{OUT}|$ , when  $R_{ON}(PD)$  is turned off
- $R_{ON}(PD) = (V_{OU}T)/|I_{OUT}|$ , when  $R_{O}N(PU)$  is turned off

#### Figure 15: Output Driver



### 34 Ohm Output Driver Impedance

The 34 $\Omega$  driver (MR1[5, 1] = 01) is the default driver. Unless otherwise stated, all timings and specifications listed herein apply to the 34 $\Omega$  driver only. Its impedance R<sub>ON</sub> is defined by the value of the external reference resistor RZQ as follows: R<sub>ON</sub>34 = RZQ/7 (with nominal RZQ = 240 $\Omega$  ±1%) and is actually 34.3 $\Omega$ ±1%.

MR1[5,1]	RON	Resistor	VOUT	Min	Nom	Max	Unit	Notes
			0.2/VDDQ	0.6	1.0	1.1	RZQ/7	
		RON34(PD)	0.5/VDDQ	0.9	1.0	1.1	RZQ/7	
0.1	24.20	24.20	0.8/VDDQ	0.9	1.0	1.4	RZQ/7	
0,1	34.3Ω	RON34(PU)	0.2/VDDQ	0.9	1.0	1.4	RZQ/7	
			0.5/VDDQ	0.9	1.0	1.1	RZQ/7	
			0.8/VDDQ	0.6	1.0	1.1	RZQ/7	
Pull-up/pu	ll-down mism	atch (MMPUPD)	0.5/VDDQ	-10%	N/A	10	%	2

Notes:

- 1. Tolerance limits assume RZQ of  $240\Omega \pm 1\%$  and are applicable after proper ZQ calibration has been performed at a stable temperature and voltage:  $V_{DDQ} = V_{DD}$ ;  $V_{SSQ} = V_{SS}$ ). Refer to 34 Ohm Output Driver Sensitivity if either the temperature or the voltage changes after calibration.
- 2. Measurement definition for mismatch between pull-up and pull-down (MMPUPD). Measure both R<sub>ON</sub>(PU) and R<sub>ON</sub>(PD) at 0.5 × V<sub>DDQ</sub>: MMPUPD = × 100 R<sub>ON</sub>(PU) RON(PD) R<sub>ON</sub>, nom
- 3. For IT and AT (1Gb only) devices, the minimum values are derated by 6% when the device operates



# CS6xDT1G6Q5/Q7

#### between $-40^{\circ}$ C and $0^{\circ}$ C (T<sub>c</sub>).

### 34 Ohm Driver

The 34 $\Omega$  driver's current range has been calculated and summarized in Table 33 V<sub>DD</sub>=1.5V, Table 34 for V<sub>DD</sub> =1.57V, and Table 35 for V<sub>DD</sub>=1.42V. The individual pull-up and pull-down resistors R<sub>ON</sub>34(PD) and R<sub>ON</sub>34 (PU)are defined as follows:

- Ron34(PD) = (Vout)/|lout|; Ron34(PU) is turned off
- $R_{ON}34(PU) = (V_{DDQ} V_{OUT})/|I_{OUT}|$ ;  $R_{ON}34(PD)$  is turned off

#### Table 32: 34 Ohm Driver Pull-Up and Pull-Down Impedance Calculations

	RON				Nom	Max	Unit
	RZQ = 240Ω 1%				240	242.4	Ω
RZQ/7 = (240Ω 1%)/7			33.9	34.3	34.6	Ω	
MR1[5,1]	RON	Resistor	VOUT	Min	Nom	Max	Unit
		RON34(PD) 3Ω RON34(PU)	0.2 × VDDQ	20.4	34.3	38.1	Ω
			0.5 × VDDQ	30.5	34.3	38.1	Ω
0.1	34.3Ω		0.8 × VDDQ	30.5	34.3	48.5	Ω
0, 1	34.312		0.2 × VDDQ	30.5	34.3	48.5	Ω
			0.5 × VDDQ	30.5	34.3	38.1	Ω
			0.8 × VDDQ	20.4	34.3	38.1	Ω

### Table 33: 34 Ohm Driver $I_{OH}/I_{OL}$ Characteristics: $V_{DD} = V_{DDQ} = 1.5V$

MR1[5,1]	RON	Resistor	VOUT	Max	Nom	Min	Unit
			IOL @ 0.2 × VDDQ	14.7	8.8	7.9	mA
		RON34(PD)	IOL@ 0.5 × VDDQ	24.6	21.9	19.7	mA
0.1	34.3Ω		IOL@ 0.8 × VDDQ	39.3	35.0	24.8	mA
0, 1	34.312	RON34(PU)	IOH @ 0.2 × VDDQ	39.3	35.0	24.8	mA
			IOH @ 0.5 × VDDQ	24.6	21.9	19.7	mA
			IOH @ 0.8 × VDDQ	14.7	8.8	7.9	mA

### Table 34: 34 Ohm Driver $I_{OH}/I_{OL}$ Characteristics: $V_{DD} = V_{DDQ} = 1.575V$

MR1[5,1]	RON	Resistor	VOUT Max		Nom	Min	Unit
			IOL@ 0.2 × VDDQ	15.5	9.2	8.3	mA
	RON34(PD)	IOL@ 0.5 × VDDQ	25.8	23	20.7	mA	
0.1			IOL@ 0.8 × VDDQ	41.2	36.8	26	mA
0, 1	34.3Ω	4.3Ω RON34(PU)	IOH @ 0.2 × VDDQ	41.2	36.8	26	mA
			IOH @ 0.5 × VDDQ	25.8	23	20.7	mA
			IOH @ 0.8 × VDDQ	15.5	9.2	8.3	mA

### Table 35: 34 Ohm Driver $I_{OH}/I_{OL}$ Characteristics: $V_{DD} = V_{DDQ} = 1.425V$

MR1[5,1]	RON	Resistor	VOUT Max		Nom	Min	Unit
			IOL@ 0.2 × VDDQ	14.0	8.3	7.5	mA
		RON34(PD)	IOL@ 0.5 × VDDQ	23.3	20.8	18.7	mA
0.1			IOL@ 0.8 × VDDQ	37.3	33.3	23.5	mA
0, 1	34.3Ω	RON34(PU)	IOH @ 0.2 × VDDQ	37.3	33.3	23.5	mA
			IOH @ 0.5 × VDDQ	23.3	20.8	18.7	mA
			IOH @ 0.8 × VDDQ	14.0	8.3	7.5	mA

Rev. 1.0

Chiplus reserves the right to change product or specification without notice.



### 34 Ohm Output Driver Sensitivity

If either the temperature or the voltage changes after ZQ calibration, then the tolerance limits listed in Table 31 can be expected to widen according to Table 36 and Table 37.

#### Table 36: 34 Ohm Output Driver Sensitivity Definition

Symbol	Min	Мах	Unit
RON(PD)@0.5 × VDDQ	0.9 -dRONdTM- dRONdVM × $ \Delta V $	$1.1 + dR_{ON}dTM \times  \Delta T  + dR_{ON}dVM \times  \Delta V $	RZQ/7
RON(PD)@0.8 × VDDQ	0.9 - dRONdTH- dRONdVH ×  ΔV	$1.4 + dRONdTH \times  \Delta T  + dRONdVH \times  \Delta V $	RZQ/7
RON(PD)@0.2 × VDDQ	0.9 - dRONdTL - dRONdVL ×  ΔV	$1.4 + dR_{ON}dTL \times  \Delta T  + dR_{ON}dVL \times  \Delta V $	RZQ/7

Note: 1.  $\Delta T = T - T(@CALIBRATION), \Delta V = V_{DDQ} - V_{DDQ}(@CALIBRATION); and V_{DD} = V_{DDQ}.$ 

#### Table 37: 34 Ohm Output Driver Voltage and Temperature Sensitivity

Change	Min	Max	Unit
dRONdTM	0	1.5	%/°C
dRONdVM	0	0.13	%/mV
dRONdTL	0	1.5	%/°C
dRONdVL	0	0.13	%/mV
dRONdTH	0	1.5	%/°C
dRONdVH	0	0.13	%/mV

### Alternative 40 Ohm Driver

### Table 38: 40 Ohm Driver Impedance Characteristics

MR1[5,1]	RON	Resistor	VOUT	Min	Nom	Max	Unit
			0.2 × VDDQ	0.6	1.0	1.1	RZQ/6
		RON40(PD)	0.5 × VDDQ	0.9	1.0	1.1	RZQ/6
0.0	400	0.8×VDDQ 0.9 1.0 1.4	1.4	RZQ/6			
0,0	40Ω	RON40(PU)	0.2 × VDDQ	0.9	1.0	1.4	RZQ/6
			0.5 × VDDQ	0.9	1.0	1.1	RZQ/6
			0.8 × VDDQ	0.6	1.0	1.1	RZQ/6
Pull-up/pu	ıll-down misma	atch (MMPUPD)	0.5 × VDDQ	-10%	N/A	10	%

Notes: 1. Tolerance limits assume RZQ of  $240\Omega \pm 1\%$  and are applicable after proper ZQ calibration has been performed at a stable temperature and voltage ( $V_{DDQ} = V_{DD}$ ;  $V_{SSQ} = V_{SS}$ ). Refer to 40 Ohm Output Driver Sensitivity if either the temperature or the voltage changes after calibration.

2. Measurement definition for mismatch between pull-up and pull-down (MMPUPD). Measure both Ron(PU) and Ron (PD) at 0.5 × V<sub>DDQ</sub>: MMPUPD = (Ron(PU) - Ron(PD)) / Ron, nom × 100

3. For IT and AT (1Gb only) devices, the minimum values are derated by 6% when the device operates between –40°C and 0°C (T<sub>c</sub>).



### 40 Ohm Output Driver Sensitivity

If either the temperature or the voltage changes after I/O calibration, then the tolerance limits listed in Table 38 can be expected to widen according to Table 39 and Table 40.

Table 39: 40 Ohm Output Driver Sensitivity Definition

Symbol	Min	Мах	Unit
RON(PD)@ 0.2 × VDDQ	0.6 - dRONdTL × ΔT   - dRONdVL ×  ΔV	$1.1 + dRONdTL \times  \Delta T  + dRONdVL \times  \Delta V $	RZQ/6
RON(PD)@ 0.5 × VDDQ	0.9- dRONdTM× ΔT   - dRONdVM×  ΔV	$1.1 + dRONdTM \times  \Delta T  + dRONdVM \times  \Delta V $	RZQ/6
RON(PD)@ 0.8 × VDDQ	0.9- dRONdTH× ΔT    - dRONdVH×  ΔV	$1.4 + dRONdTH \times  \Delta T  + dRONdVH \times  \Delta V $	RZQ/6
RON(PD)@ 0.2 × VDDQ	0.9- dRONdTL × ΔT     - dRONdVL ×  ΔV	$1.4 + dRONdTL \times  \Delta T  + dRONdVL \times  \Delta V $	RZQ/6
RON(PD)@ 0.5 × VDDQ	0.9- dRONdTM× ΔT   - dRONdVM×  ΔV	$1.1 + dRONdTM \times  \Delta T  + dRONdVM \times  \Delta V $	RZQ/6
RON(PD)@ 0.8 × VDDQ	0.6 dRONdTH× ΔT      - dRONdVH×  ΔV	$1.1 + dRONdTH \times  \Delta T  + dRONdVH \times  \Delta V $	RZQ/6

Note: 1.  $\Delta T = T - T(@CALIBRATION), \Delta V = V_{DDQ} - V_{DDQ}(@CALIBRATION); and V_{DD} = V_{DDQ}$ .

#### Table 40: 40 Ohm Output Driver Voltage and Temperature Sensitivity

Change	Min	Max	Unit
dRONdTM	0	1.5	%/°C
dRONdVM	0	0.15	%/mV
dRONdTL	0	1.5	%/°C
dRONdVL	0	0.15	%/mV
dRONdTH	0	1.5	%/°C
dRONdVH	0	0.15	%/mV



### **Output Characteristics and Operating Conditions**

The DRAM uses both single-ended and differential output drivers. The single-ended output driver is summarized below, while the differential output driver is summarized in Table 42.

### Table 41: Single-Ended Output Driver Characteristics

All voltages are referenced to V<sub>SS</sub>

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Output leakage current: DQ are disabled; 0V ≤ VOUT ≤ VDDQ; ODT is disabled; ODT is HIGH	I <sub>OZ</sub>	-5	5	μA	1
Output slew rate: Single-ended; For rising and falling edges, measure between VOL(AC) = $v_{REF} - 0.1 \times VDDQ$ and VOH(AC) = $V_{REF} + 0.1 \times VDDQ$	$.1 \times VDDQ$ and $VOH(AC) = SRQ_{Se}$ 2.5 6		6	V/ns	1, 2, 3, 4
Single-ended DC high-level output voltage	VOH(DC)	0.8 × VDDQ V		1, 2, 5	
Single-ended DC mid-point level output voltage	VOM(DC)	0.5 ×	Vddq	V	1, 2, 5
Single-ended DC low-level output voltage	VOL(DC)	0.2 ×	Vddq	V	1, 2, 5
Single-ended AC high-level output voltage	VOH(AC)	VTT + 0.2	l × Vddq	V	1, 2, 3, 6
Single-ended AC low-level output voltage	VOL(AC)	VTT - 0.1 × VDDQ V		1, 2, 3, 6	
Delta RON between pull-up and pull-down for DQ/DQS	MMPUPD	-10	10	%	1, 7
Test load for AC timing and output slew rates	Output t	o VTT (VDDQ/2	l) via 25Ω resis	tor	3

Notes: 1. RZQ of 240 $\Omega$  ±1% with RZQ/7 enabled (default 34 $\Omega$  driver) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage ( $V_{DDQ}=V_{DD}$ ;  $V_{SSQ}=V_{SS}$ ).

- 2.  $V_{TT} = V_{DDQ}/2$ .
- 3. See Figure 18 for the test load configuration.
- 4. The 6 V/ns maximum is applicable for a single DQ signal when it is switching either from HIGH to LOW or LOW to HIGH while the remaining DQ signals in the same byte lane are either all static or all switching in the opposite direction. For all other DQ signal switching combinations, the maximum limit of 6 V/ns is reduced to 5 V/ns.
- 5. See Table 31 for IV curve linearity. Do not use AC test load.
- 6. See Table 43 for output slew rate.
- 7. See Table 31 for additional information.
- 8. See Figure 16 for an example of a single-ended output signal.



# CS6xDT1G6Q5/Q7

### **Table 42: Differential Output Driver Characteristics**


All voltages are referenced to Vss

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Output leakage current: DQ are disabled; 0V ≤ VOUT ≤ VDDQ; ODT is disabled; ODT is HIGH	IOZ	-5	5	μA	1
Output slew rate: Differential; For rising and falling edges,					
measure between VOL, diff(AC) = $-0.2 \times VDDQ$ and VOH,	SRQdiff	5	12	V/ns	1
diff(AC) = $+0.2 \times V_{DDQ}$					
Output differential cross-point voltage	VOX(AC)	V <sub>REF</sub> - 150	V <sub>REF</sub> + 150	mV	1, 2, 3
Differential high-level output voltage	VOH, diff(AC)	+0.2 >	< VDD	V	1, 4
Differential low-level output voltage	VOL, diff(AC)	-0.2 × VDDQ		V	1, 4
Delta RON between pull-up and pull-down for DQ/DQS	MMPUPD	-10	10	%	1, 5
Test load for AC timing and output slew rates	Output to	VTT (VDDQ/2)	via 25Ω resisto	r	3

Notes: 1. RZQ of 240 $\Omega$  ±1% with RZQ/7 enabled (default 34 $\Omega$  driver) and is applicable after proper ZQ calibration has been performed at a stable temperature and voltage ( $V_{DDQ} = V_{DD}$ ;  $V_{SSQ} = V_{SS}$ ).

- 2.  $V_{REF} = V_{DDQ}/2$ ; slew rate @ 5 V/ns, interpolate for faster slew rate.
- 3. See Figure 18 for the test load configuration.
- 4. See Table 44 for the output slew rate.
- 5. See Table 31 for additional information.
- 6. See Figure 17 for an example of a differential output signal.

#### Figure 16: DQ Output Signal




Chiplus reserves the right to change product or specification without notice.



Rev. 1.0


#### Figure 17: Differential Output Signal



### Reference Output Load

Figure 18 represents the effective reference load of  $25\Omega$  used in defining the relevant device AC timing parameters (except ODT reference timing) as well as the output slew rate measurements. It is not intended to be a precise representation of a particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment.

#### Figure 18: Reference Output Load for AC Timing and Output Slew Rate







Rev. 1.0


### Slew Rate Definitions for Single-Ended Output Signals

The single-ended output driver is summarized in Table 41. With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between  $V_{OL}(AC)$  and  $V_{OH}(AC)$  for single-ended signals.

### Table 43: Single-Ended Output Slew Rate Definition

Single-Ended Output Slew Rates (Linear Signals)		Meas	sured	Calculation
Output	Edge	From	То	
DQ	Rising	VOL(AC)	VOH(AC)	{VOH(AC) - VOL(AC)} /ΔTR <sub>se</sub>
	Falling	VOH(AC)	VOL(AC)	{ <sup>VOH</sup> (AC) <sup>- V</sup> OL(AC)} /ΔTF <sub>Se</sub>

### Figure 19: Nominal Slew Rate Definition for Single-Ended Output Signals





Rev. 1.0


### Slew Rate Definitions for Differential Output Signals

The differential output driver is summarized in Table 42. With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between  $V_{OL}(AC)$  and  $V_{OH}(AC)$  for differential signals.

### Table 44: Single-Ended Output Slew Rate Definition

Differential Output Slew Rates (Linear Signals)		Meas	sured	Calculation
Output	Edge	From	То	
DQS, DQS#	Rising	VOL, diff(AC)	VOH, diff(AC)	{VOH, diff(AC) <sup>- V</sup> OL, diff(AC)} / <sup>ΔTR</sup> diff
DQ3, DQ3#	Falling	VOH, diff(AC)	VOL, diff(AC)	{ <sup>VOH</sup> , diff(AC) <sup>- V</sup> OL, diff(AC)} / <sup>∆TF</sup> diff

#### Figure 20: Nominal Differential Output Slew Rate Definition for DQS, DQS#





# CS6xDT1G6Q5/Q7

Rev. 1.0

### Speed Bin Tables

### Table 45: DDR3-1066 Speed Bins

DDR	3-1066 Speed Bin	-5	5F	-5	G			
		7-7-7		8-8-8		Unit	Notes	
Para	Parameter			Max	Min	Max		
Internal READ command	l to first data	t <sub>AA</sub>	13.125	-	15	-	ns	
ACTIVATE to internal READ or WRITE delay time		<sup>t</sup> RCD	13.125	-	15	-	ns	
PRECHARGE command p	period	t <sub>RP</sub>	13.125	-	15	_	ns	
ACTIVATE-to-ACTIVATE or REFRESH command period		<sup>t</sup> RC	50.625	-	52.5	-	ns	
ACTIVATE-to-PRECHARGE command period		t <sub>RAS</sub>	37.5	9 x <sup>t</sup> REFI	37.5	9 x <sup>t</sup> REFI	ns	1
	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	3.0	3.3	ns	2
CL = 5	CWL = 6	<sup>t</sup> CK (AVG)	Reserve		e Reserve		ns	3
CL = 6	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	2.5	3.3	ns	2
CL – 0	CWL = 6	<sup>t</sup> CK (AVG)	Rese	erved	Reserve		ns	3
CL = 7	CWL = 5	<sup>t</sup> CK (AVG)	Rese	erved	Rese	rved	ns	3
CL = 7	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	Rese	rved	ns	2,3
	CWL = 5	<sup>t</sup> CK (AVG)	Res	erve	Rese	rved	ns	3
CL = 8	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	1.875	<2.5	ns	2
Sup	ported CL settings		5, 6, 7, 8		5, 6, 8		СК	
Supp	oorted CWL settings		5,	6	5, 6		СК	

Notes:

1. t<sub>REF</sub>I depends on TOPER

2. The CL and CWL settings result in  $t_{CK}$  requirements. When making a selection  $t_{CK}$ , both CL and CWL requirement settings need to be fulfilled.

3. Reserved settings are not allowed.



# CS6xDT1G6Q5/Q7

#### Table 46: DDR3-1333 Speed Bins

I	DDR3-1333 Speed Bin		-6	H1	-(	5J <sup>2</sup>		
	CL- <sup>t</sup> RCD- <sup>t</sup> RP		9-9	9-9	10-1	.0-10	Unit	Notes
F	Parameter	Symbol	9-9 Min 13.5 13.5 13.5 49.5 49.5 36 3.0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	Max	Min	Max		
Internal READ co	ommand to first data	t <sub>AA</sub>	13.5	_	15	_	ns	
ACTIVATE to inte time	ernal READ or WRITE delay	t <sub>RCD</sub>	13.5	-	15	-	ns	
PRECHARGE com	nmand period	t <sub>RP</sub>	13.5	-	15	-	ns	
ACTIVATE-to-AC command perio	TIVATE or REFRESH d	<sup>t</sup> RC	49.5	-	51	-	ns	
ACTIVATE-to-PRI	ECHARGE command	t <sub>RAS</sub>	36	9 x <sup>t</sup> REFI	36	9 x <sup>t</sup> REFI	ns	3
CL = 5	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	3.0	3.3	ns	4
CL = 5	CWL = 6, 7	<sup>t</sup> CK (AVG)	Res	erve	Reserve		ns	5
	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	2.5	3.3	ns	4
CL = 6	CWL = 6	<sup>t</sup> CK (AVG)	Rese	rved	Rese	erved	ns	5
	CWL = 7	<sup>t</sup> CK (AVG)	Rese	rved	Rese	Reserved		5
	CWL = 5	<sup>t</sup> CK (AVG)	Rese	rved	Rese	erved	ns	5
CL = 7	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	Rese	erved	ns	4,5
	CWL = 7	<sup>t</sup> CK (AVG)	Rese	rved	Rese	erved	ns	5
	CWL = 5	<sup>t</sup> CK (AVG)	Rese	rved	Rese	erved	ns	5
CL = 8	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	1.875	<2.5	ns	4
	CWL = 7	<sup>t</sup> CK (AVG)	Rese	rved	Rese	erved	ns	5
CL = 9	CWL = 5, 6	<sup>t</sup> CK (AVG)	Rese	rved	Rese	erved	ns	5
CL = 9	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	Rese	Reserved		4,5
CL = 10	CWL = 5, 6	<sup>t</sup> CK (AVG)	Rese	rved	Rese	erved	ns	5
CL = 10	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	1.5	<1.875	ns	4
	Supported CL settings		5, 6, 7,	8, 9, 10	5, 6,	8, 10	СК	
	Supported CWL settings		5, 6	5, 7	5,	6, 7	СК	

Notes:

1. The -6H speed grade is backward compatible with 1066, CL = 7 (-5F).

2. The -6J speed grade is backward compatible with 1066, CL = 8 (-5G).

3.  $t_{\text{REFI}}$  depends on  $T_{\text{OPER}}$ .

4. The CL and CWL settings result in <sup>t</sup><sub>CK</sub> requirements. When making a selection of <sup>t</sup><sub>CK</sub>, both CL and CWL requirement settings need to be fulfilled.

5. Reserved settings are not allowed



# CS6xDT1G6Q5/Q7

#### Table 47: DDR3-1600 Speed Bins

DDR	3-1600 Speed Bin		-8	K <sup>1</sup>		
	CL- <sup>t</sup> RCD- <sup>t</sup> RP		11-1	1-11	Unit	Notes
Param	eter	Symbol	Min	Max		
nternal READ command to fire	st data	t <sub>AA</sub>	13.75	_	ns	
ACTIVATE to internal READ or	WRITE delay time	t <sub>RCD</sub>	13.75	_	ns	
PRECHARGE command period		t <sub>RP</sub>	13.75	_	ns	
ACTIVATE-to-ACTIVATE or REF	RESH command period	t <sub>RC</sub>	48.75	_	ns	
ACTIVATE-to-PRECHARGE com	imand period	t <sub>RAS</sub>	35	9 x <sup>t</sup> REFI	ns	2
	CWL = 5	<sup>t</sup> CK (AVG)	3.0	3.3	ns	3
CL = 5	CWL = 6, 7, 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 5	<sup>t</sup> CK (AVG)	2.5	3.3	ns	3
CL = 6	CWL = 6	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 7, 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 5	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
CL = 7	CWL = 6	<sup>t</sup> CK (AVG)	1.875 <2.5		ns	3
CL = 7	CWL = 7	<sup>t</sup> CK (AVG)	Reserved		ns	4
	CWL = 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 5	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
CL = 8	CWL = 6	<sup>t</sup> CK (AVG)	1.875	<2.5	ns	3
CL - 8	CWL = 7	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 5, 6	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
CL = 9	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	3
	CWL = 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
	CWL = 5, 6	<sup>t</sup> CK (AVG)	Rese	rved	ns	4
CL = 10	CWL = 7	<sup>t</sup> CK (AVG)	1.5	<1.875	ns	3
	CWL = 8	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
CL = 11	CWL = 5, 6, 7	<sup>t</sup> CK (AVG)	Rese	erved	ns	4
CL - 11	CWL = 8	<sup>t</sup> CK (AVG)	1.25	<1.5	ns	3
Sup	ported CL settings		5, 6, 7, 8,	9, 10, 11	СК	
Supp	orted CWL settings		5, 6	7,8	СК	

Notes:

1. The -8K speed grade is backward compatible with 1333, CL = 9 (-6H) and 1066, CL = 7 (-6J).

2. trefi depends on TOPER

3. The CL and CWL settings result in t<sub>CK</sub> requirements. When making a selection of t<sub>CK</sub>, both CL and CWL requirement settings need to be fulfilled.

4. Reserved settings are not allowed.



Rev. 1.0

### Electrical Characteristics and AC Operating Conditions

#### Table 48: Electrical Characteristics and AC Operating Conditions

(Notes 1–8 apply to the entire table)

_			DDR	3-800	DDR	3-1066	DDR	3-1333	DDR	3-1600		
Paran	neter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
				Clock 1	Fiming							
Clock period average:	T <sub>C</sub> ≤ 85°C	<sup>t</sup> СК	8	7800	8	7800	8	7800	8	7800	ns	9, 42
DLL disable mod	T <sub>C</sub> = >85°C to 95°C	(DLL_DIS)	8	3900	8	3900	8	3900	8	3900	ns	42
Clock period average: DLL enable	mode	<sup>t</sup> CK (AVG)			See S	Speed Bin Tables	s for <sup>t</sup> CK range a	llowed		1	ns	10, 11
High pulse width average		<sup>t</sup> CH (AVG)	0.47	0.53	0.47	0.53	0.47	0.53	0.47	0.53	СК	12
Low pulse width average		<sup>t</sup> CL (AVG)	0.47	0.53	0.47	0.53	0.47	0.53	0.47	0.53	СК	12
	DLL locked	<sup>t</sup> JITper	-100	100	-90	90	-80	80	-70	70	ps	13
Clock period jitter	DLL locking	<sup>t</sup> JITper, Ick	-90	90	-80	80	-70	70	-60	60	ps	13
Clock absolute period		<sup>t</sup> CK (ABS)		MIN :	= <sup>t</sup> CK (AVG) MIN	N + <sup>t</sup> JITper MIN; I	MAX = <sup>t</sup> CK (AVG	6) MAX + <sup>t</sup> JITper	MAX		ps	
Clock absolute high pulse width		<sup>t</sup> CH (ABS)	0.43	-	0.43	_	0.43	-	0.43	-	<sup>t</sup> CK (AVG)	14
Clock absolute low pulse width		<sup>t</sup> CL (ABS)	0.43	-	0.43	_	0.43	_	0.43 –		<sup>t</sup> CK (AVG)	15
	DLL locked	<sup>t</sup> JITcc	2	00	1	80	1	60	1	40	ps	16
Cycle-to-cycle jitter	DLL locking	<sup>t</sup> JITcc, lck	180		160		1	40	1	20	ps	16
	2 cycles	<sup>t</sup> ERR2per	-147	147	-132	132	-118	118	-103	103	ps	17
	3 cycles	<sup>t</sup> ERR3per	-75	175	-157	157	-140	140	-122	122	ps	17
	4 cycles	<sup>t</sup> ERR4per	-194	194	-175	175	-155	155	-136	136	ps	17
	5 cycles	<sup>t</sup> ERR5per	-209	209	-188	188	-168	168	-147	147	ps	17
	6 cycles	<sup>t</sup> ERR6per	-222	222	-200	200	-177	177	-155	155	ps	17
	7 cycles	<sup>t</sup> ERR7per	-232	232	-209	209	-186	186	-163	163	ps	17
Cumulative error across	8 cycles	<sup>t</sup> ERR8per	-241	241	-217	217	-193	193	-169	169	ps	17
	9 cycles	<sup>t</sup> ERR9per	-249	249	-224	224	-200	200	-175	175	ps	17
	10 cycles	<sup>t</sup> ERR10per	-257	257	-231	231	-205	205	-180	180	ps	17
	11 cycles	<sup>t</sup> ERR11per	-263	263	-237	237	-210	210	-184	184	ps	17
	12 cycles	<sup>t</sup> ERR12per	-269	269	-242	242	-215	215	-188	188	ps	17
	n = 13,14,49, 50 cycles	<sup>t</sup> ERR <i>n</i> per		<sup>t</sup> ERR <i>n</i> per MII	N = (1 + 0.68ln[ <i>n</i>	]) × <sup>t</sup> JITper MIN	tERRnper MAX	= (1 + 0.68ln[n])	× tJITper MAX		ps	17



# 1Gb DDR3 SDRAM CS6xDT1G6

Rev. 1.0

# Table 48: Electrical Characteristics and AC Operating Conditions (Continued) Notes 1–8 apply to the entire table

Der		Cumhal	DDR	3-800	DDR3	-1066	DDR3	-1333	DDR3	6-1600	Lin:4	Natas
Par	ameter	Symbol	Min	Max	Min	Мах	Min	Мах	Min	Max	Unit	Notes
				DQ Input	Timing							
Data setup time to DQS,	Base (specification)	<sup>t</sup> DS	75	-	25	_	_	_	-	-	ps	18, 19, 44
DQS#	V <sub>REF</sub> @ 1 V/ns	(AC175)	250	-	200	_	_	_	-	_	ps	19, 20
Data setup time to DQS, DQS#	Base (specification)	<sup>t</sup> DS	125	-	75	-	30	-	10	-	ps	18, 19, 44
DQ3#	V <sub>REF</sub> @ 1 V/ns	(AC150)	275	-	250	-	180	-	160	-	ps	19, 20
Data setup time to DQS,	Base (specification)	t <sub>DS</sub>	_	-	_	_	_	_	_	-	ps	18, 19
DQS#	V <sub>REF</sub> @ 1 V/ns	(AC135)	-	-	-	-	-	-	-	-	ps	19, 20
Data hold time from DS,	Base (specification)	<sup>t</sup> DH	150	-	10	_	5	_	45	-	ps	18, 19
DQS#	<sub>VREF</sub> @ 1 V/ns	(DC100)	250	-	00	-		-	45	-	S	19, 20
Minimum	data pulse width	<sup>t</sup> DIPW	600	-	490	_	400	-	360	-	ps	41
				DQ Outpu	t Timing							
DQS, DQS# to DQ skew, p	er access	<sup>t</sup> DQSQ	_	200	-	150	_	125	-	100	ps	
Q output hold time from DC	QS, DQS#	<sup>t</sup> QH	0.38	-	0.38	_	0.38	-	0.38	-	<sup>t</sup> CK (AVG)	21
DQ Low-Z time from CK, Cl	K#	<sup>t</sup> LZDQ	-800	400	-600	300	-500	250	-450	225	ps	22, 23
DQ High-Z time from CK, C	K#t	HZDQ	_	400	_	300	_	250	—	225	ps	22, 23
			DC	Strobe In	put Timing	9						
DQS, DQS# rising to CK, C	:K# rising	<sup>t</sup> DQSS	-0.25	0.25	-0.25	0.25	-0.25	0.25	-0.27	0.7	СК	25
DQS, DQS# differential inp	ut low pulse width	<sup>t</sup> DQSL	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	СК	
DQS, DQS# differential inp	ut high pulse width	<sup>t</sup> DQSH	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	CK	
DQS, DQS# falling setup to	OCK, CK# rising	<sup>t</sup> DSS	0.2	-	0.2	_	0.2	-	0.2	_	СК	25
DQS, DQS# falling hold fro	m CK, CK# rising	<sup>t</sup> DSH	0.2	-	0.2	_	0.2	-	0.2	_	СК	25
DQS, DQS# differential WF	RITE preamble	<sup>t</sup> WPRE	0.9	_	0.9	-	0.9	-	0.9	_	СК	
DQS, DQS# differential WF	RITE postamble	<sup>t</sup> WPST	0.3	_	0.3	-	0.3	-	0.3	_	СК	
			DQ	Strobe Ou	tput Timin	g	•	•		•	•	
DQS, DQS# rising to/from r	ising CK, CK#	<sup>t</sup> DQSCK	-400	400	-300	300	-255	255	-225	225	ps	23
DQS, DQS# rising to/from r disabled	ising CK, CK# when DLL is	DQSCK (DLL_DIS)	1	10	1	10	1	10	1	10	ns	26



# 1Gb DDR3 SDRAM CS6xDT1G6

### Table 48: Electrical Characteristics and AC Operating Conditions (Continued)

Notes 1–8 apply to the entire table

Daman	1	Or much a l	DDR	3-800	DDR	3-1066	DDR	3-1333	DDR	8-1600	11	
Parame	ter	Symbol	Min	Max	Min	Max	Min	Мах	Min	Max	Unit	Notes
DQS, DQS# differential	output high time	<sup>t</sup> QSH	0.38	-	0.38	-	0.40	_	0.40	_	СК	21
DQS, DQS# differential	output low time	<sup>t</sup> QSL	0.38	-	0.38	-	0.40	-	0.40	-	СК	21
DQS, DQS# Low-Z	time (RL - 1)	<sup>t</sup> LZDQS	-800	400	-600	300	-500	250	-450	225	ps	22, 23
DQS, DQS# High-Z tir	me (RL + BL/2)	<sup>t</sup> HZDQS	-	400	-	300	_	250	_	225	ps	22, 23
DQS, DQS# differential	READ preamble	<sup>t</sup> RPRE	0.9	Note 24	0.9	Note 24	0.9	Note 24	0.9	Note 24	СК	23, 24
DQS, DQS# differential	READ postamble	<sup>t</sup> RPST	0.3	Note 27	0.3	Note 27	0.3	Note 27	0.3	Note 27	СК	23, 27
		Con	nmand and	d Address	s Timung	I						
DLL locking	time	<sup>t</sup> DLLK	512	_	512	_	512	_	512	_	СК	28
CTRL, CMD, ADDR setup to CK, CK#	Base (specification)	t <sub>IS</sub>	200	-	125	-	65	-	45	-	ps	29, 30, 44
Setup to CK, CK#	V <sub>REF</sub> @ 1 V/ns	(AC175)	375	-	300	_	240	-	220	-	ps	20, 30
CTRL, CMD, ADDR setup to CK, CK#	Base (specification)	tis	350	_	275	-	190	-	170	-	ps	29, 30, 44
Setup to CR, CR#	V <sub>REF</sub> @ 1 V/ns	(AC150)	500	-	425	-	340	-	320	-	ps	20, 30
CTRL, CMD, ADDR hold	Base (specification)	t <sub>IH</sub>	275	-	200	-	140	-	120	-	ps	29, 30
from CK, CK#	V <sub>REF</sub> @ 1 V/ns	(DC100)	375	-	300	_	240	_	220	_	ps	20, 30
Minimum CTRL, CMD, A	DDR pulse width	<sup>t</sup> IPW	900	-	780	_	620	-	560	-	ps	41
ACTIVATE to internal REA	AD or WRITE delay	<sup>t</sup> RCD			See	e Speed Bin <sup>-</sup>	Tables for <sup>t</sup> F	RCD			ns	31
PRECHARGE com	mand period	<sup>t</sup> RP				See Speed	Bin for <sup>t</sup> RP				ns	31
ACTIVATE-to-PRECHARG	GE command period	<sup>t</sup> RAS			See	e Speed Bin <sup>-</sup>	Tables for <sup>t</sup> f	RAS			ns	31, 32
ACTIVATE-to-ACTIVATE	command period	<sup>t</sup> RC			Se	e Speed Bin	Tables for <sup>t</sup>	RC			ns	31, 43
ACTIVATE-to-ACTIVATE	x4/x8 (1KB page size)	taaa	MIN = grea or 1			ater of 4CK .5ns		ater of 4CK 6ns		ater of 4CK 6ns	СК	31
minimum command period	x16 (2KB page size)	<sup>t</sup> RRD	MI	N = greater o	of 4CK or 10	)ns	MIN = greater of 4CK o			5ns	СК	31
Four ACTIVATE	x4/x8 (1KB page size)	trave	40	_	37.5	-	30	-	30	-	ns	31
windows	x16 (2KB page size)	<sup>t</sup> FAW	50	_	50	_	45	_	40	-	ns	31
Write recover		t <sub>WR</sub>				MIN = 15ns;					ns	31,32,
Delay from start of internal WRI	IE transaction to internal	<sup>t</sup> WTR			MIN = groups	eater of 4CK	or 7.5ns; M	AX = N/A			CK	31, 34

Chiplus reserves the right to change product or specification without notice.



#### Table 48: Electrical Characteristics and AC Operating Conditions (Continued)

Notes 1–8 apply to the entire table

Notes 1–8 apply to	Parameter			DDR	8-800	DDR3	-1066	DDR3	3-1333	DDR	8-1600	Unit	Note
	Parameter	Symbo		Min	Max	Min	Max	Min	Max	Min	Max	Unit	S
READ-to	o-PRECHARGE time	RGE time $t_{RTP}$ MIN = greater of 4CK or 7.5ns; MAX = N/ACnand delay $t_{CCD}$ MIN = 4CK; MAX = N/ACry + Precharge time $t_{DAL}$ MIN = WR + $t_{RP}/t_{CK}$ (AVG); MAX = N/ACmand cycle time $t_{MRD}$ MIN = 4CK; MAX = N/ACmand update delay $t_{MOD}$ MIN = greater of 12CK or 15ns; MAX = N/ACnand update delay $t_{MOD}$ MIN = greater of 12CK or 15ns; MAX = N/ACnand update delay $t_{MOD}$ MIN = greater of 12CK or 15ns; MAX = N/ACnand update delay $t_{MOD}$ MIN = 1CK; MAX = N/ACnand update delay $t_{MOD}$ MIN = 1CK; MAX = N/ACnand update delay $t_{MOD}$ MIN = 1CK; MAX = N/ACnand update delay $t_{MOD}$ $T_{INPRR}$ Cnand update delay $t_{MOD}$ $T_{INPRR}$ Cnand update delay $t_{ZQoper}$ 256 $-$ 512 $-$ nand update delay $t_{ZQoper}$ 256 $-$ 256 $-$ 256 $-$ nand update delay $t_{ZQOper}$ 256 $-$ 256 $-$ 256 $-$ Cnand update delay $t_{ZQOPEr}$ 256 $-$ 256 $-$ 256 $-$ Cnand update delay $t_{ZQOPEr}$ 256 $-$ 256 $-$ 256 $-$ Cnand update delay $t_{ZQOPEr}$ 256 $-$ 256 $-$ 256 $-$ Cnand update delay $t_{ZQOPEr}$ 64 $-$ 64			СК	31, 32							
CAS#-to-0	CAS# command delay	<sup>t</sup> CCD				٦	MIN = 4CK;	MAX = N/A	A			СК	
Auto Precharge wr	rite recovery + Precharge time	<sup>t</sup> DAL				MIN = W	'R + <sup>t</sup> RP/ <sup>t</sup> Cł	< (AVG); M	AX = N/A			СК	
MODE REGISTE	R SET command cycle time	<sup>t</sup> MRD				ſ	MIN = 4CK;	MAX = N/A	Ą			СК	
MODE REGISTER	MODE REGISTER SET command update delay					MIN = grea	ater of 12Cl	K or 15ns;	MAX = N/A			СК	
	<sup>t</sup> MPRR				٦	VIN = 1CK;	MAX = N/	A			СК		
			(	Calibra	tion Timir	ng					-		
ZQCL command: Long calibration time	POWER-UP and RESET operation	<sup>t</sup> ZQinit	:	512	-	512	-	512	-	512	-	СК	
calibration time	Normal operation	<sup>t</sup> ZQope	r	256	-	256	-	256	-	256	-	СК	
ZQCS command: Short calibration time t <sub>ZQCS</sub> 64 – 64 – 64 – 64 – 64					-	СК							
			Initializ	zation a	and Reset	Timing							
Exit reset from C	CKE HIGH to a valid command	<sup>t</sup> XPR			MIN	= greater of	5CK or <sup>t</sup> RF	C + 10ns; M	AX = N/A			СК	
Begin power suppl	y ramp to power supplies stable	<sup>t</sup> VDDPR		MIN = N/A; MAX = 200								ms	
RESET# LO\	N to power supplies stable	<sup>t</sup> RPS				Μ	MIN = 0; MAX = 200						
RESET# LC	W to I/O and RTT High-Z	<sup>t</sup> IOZ				Μ	IN = N/A; MA	X = 20				ns	35
				Refree	sh Timing							•	
		RFC – 1Gb				MIN	= 110; MAX	= 70,200				ns	
	D-ACTIVATE or REFRESH	<sup>t</sup> RFC – 2Gb				MIN	= 160; MAX	= 70,200				ns	
CC	ommand period	<sup>t</sup> RFC – 4Gb				MIN	= 260; MAX	= 70,200				ns	
		<sup>t</sup> RFC – 8Gb				MIN	= 350; MAX	= 70,200				ns	
Maximum refresh period	TC ≤ 85°C	_	64 (1X)						ms	36			
	TC > 85°C		32 (2X)						ms	36			
Maximum average	TC ≤ 85°C	<sup>t</sup> REFI		7.8 (64ms/8192)						μs	36		
periodic refresh	TC > 85°C	NEFI					3.9 (32ms/8	192)				μs	36
			S	Self-Ref	resh Timi	ng							

Chiplus reserves the right to change product or specification without notice.



### Table 48: Electrical Characteristics and AC Operating Conditions (Continued)

Notes 1-8 apply to the entire table

Parameter		Symbol	DDR3-	800	DDR3-1066		DDR3	-1333	DDR3-1600		Unit	Notes
Paramete	er	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Exit self-refresh to commands not requi	ring a locked DLL	<sup>t</sup> xs		MIN	l = greater	of 5CK or	<sup>t</sup> RFC + 10r	ns; MAX =	N/A		СК	
Exit self-refresh to commands requiring		<sup>t</sup> XSDLL			MIN	= <sup>t</sup> DLLK (N	/IN); MAX :	= N/A			СК	28
Minimum CKE low pulse width for self-r exit timing	efresh entry to self-refresh	<sup>t</sup> CKESR			MIN = <sup>t</sup>	CKE (MIN)	) + CK; MA	X = N/A			СК	
Valid clocks after self-refresh entry or p	ower- down entry	<sup>t</sup> CKSRE			MIN = gre	ater of 5Ck	K or 10ns; N	MAX = N/A	L.		К	
Valid clocks before self-refresh exit, po	wer-down exit, or reset exit	<sup>t</sup> CKSRX			MIN = gre	ater of 5Ck	K or 10ns; N	MAX = N/A	L .		СК	
			wer-Down									
CKE MIN pulse width	<sup>t</sup> CKE (MIN)	Greater of 3 7.5ns			of 3CK or 25ns	Greater o 5.62			of 3CK or ns	СК		
Command pass disable delay	<sup>t</sup> CPDED				MIN = 1; I	MAX = N/A				СК		
Power-down entry to power-down exit t	iming	<sup>t</sup> PD			MIN = <sup>t</sup>	CKE (MIN	); MAX = 9	* tREFI			СК	
Begin power-down period prior to CKE	registered HIGH	<sup>t</sup> ANPD					1CK				СК	
Power-down entry period: ODT either s	synchronous or asynchronous	PDE	Grea	ater of <sup>t</sup> A	NPD or <sup>t</sup> R	FC - REFF	RESH comr	nand to Cl	KE LOW tir	ne	СК	
Power-down exit period: ODT either sy	nchronous or asynchronous	PDX				<sup>t</sup> ANPD -	+ <sup>t</sup> XPDLL				СК	
		Power-Dov	wn Entry M	linimu	m Timin							
ACTIVATE command to power-down er	<sup>t</sup> ACTPDEN				MIN	l = 1				СК		
PRECHARGE/PRECHARGE ALL com	mand to power-down entry	<sup>t</sup> PRPDEN	MIN = 1								СК	
REFRESH command to power-down er		<sup>t</sup> REFPDEN		MIN = 1								37
MRS command to power-down entry	- -	<sup>t</sup> MRSPDEN	MIN = <sup>t</sup> MOD (MIN)								СК	
READ/READ with auto Precharge com	mand to power-down entry	<sup>t</sup> RDPDEN	MIN = RL + 4 + 1								СК	
	BL8 (OTF, MRS) BC4OTF	<sup>t</sup> WRPDEN		$MIN = WL + 4 + {}^{t}WR/{}^{t}CK (AVG)$								
WRITE command to power-down entry	BC4MRS	<sup>t</sup> WRPDEN	MIN = WL + 2 + tWR/tCK (AVG)								СК	
WRITE with auto Precharge	BL8 (OTF, MRS) BC4OTF	<sup>t</sup> WRAP-DEN			Γ	/IN = WL +	+ 4 + WR +	1			СК	
command to power down entry	BC4MRS	<sup>t</sup> WRAP-DEN		MIN = WL + 2 + WR + 1								
			ver-Down Ex	kit Timi	ng							
DLL on, any valid command, or DLL off locked DLL	to commands not requiring	t <sub>XP</sub>	MIN = grea		CK or 7.5n	s; MAX =	MIN = gre	ater of 3C	K or 6ns; N	MAX = N/A	СК	
Precharge power-down with DLL off to locked DLL	o commands requiring a	<sup>t</sup> XPDLL				ter of 10C	K or 24ns;	MAX = N/	A		СК	28
			ODT Timi	ing								
RTT synchronous turn-on delay		ODTLon	CWL + AL - 2CK								СК	38
RTT synchronous turn-off delay		ODTLoff					+ AL - 2Cł	<			СК	40
RTT turn-on from ODTL on reference		<sup>t</sup> AON	-400	400	-300	300	-250	250	-225	225	ps	23, 38
	<sup>t</sup> AOF	0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	СК	39, 40	



Rev. 1.0

#### Table 48: Electrical Characteristics and AC Operating Conditions (Continued)

Notes 1–8 apply to the entire table

Person stor	O week al	DDR	3-800	DDR3	8-1066	DDR3	8-1333	DDR3	8-1600	11	Nataa
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Asynchronous RTT turn-on delay (power-down with DLL off)	<sup>t</sup> AONPD				MIN = 2; I	MAX = 8.5				ns	38
Asynchronous RTT turn-off delay (power-down with DLL off)	<sup>t</sup> AOFPD				`MIN = 2;	MAX = 8.5	i			ns	40
ODT HIGH time with WRITE command and BL8	ODTH8				MIN = 6; M	MAX = N/A				CK	
ODT HIGH time without WRITE command or with WRITE command and BC4	ODTH4				MIN = 4; N	MAX = N/A	L.			СК	
	Dyn	amic OI	DT Timir	g						•	
RTT,nom-to-RTT(WR) change skew	ODTLcnw				WL-	2CK				CK	
RTT(WR)-to-RTT,nom change skew - BC4	ODTLcwn4	4CK + ODTLoff								CK	
RTT(WR)-to-RTT,nom change skew - BL8	ODTLcwn8	6CK + ODTLoff					CK				
RTT dynamic change skew	<sup>t</sup> ADC	0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	СК	39
	Writ	e Leveli	ng Timir	ng							
First DQS, DQS# rising edge	<sup>t</sup> WLMRD	40	-	40	_	40	-	40	-	СК	
DQS, DQS# delay	<sup>t</sup> WLDQSEN	25	-	25	_	25	-	25	-	СК	
Write leveling setup from rising CK, CK# crossing to rising DQS, DQS# crossing	<sup>t</sup> WLS	325	_	245	_	195	_	165	_	ps	
Write leveling hold from rising DQS, DQS# crossing to rising CK, CK# crossing	<sup>t</sup> WLH	325	-	245	-	195	-	165	-	ps	
Write leveling output delay	<sup>t</sup> WLO	0	9	0	9	0	9	0	8	ns	
Write leveling output error	<sup>t</sup> WLOE	0	2	0	2	0	2	0	2	ns	





#### Notes

1. Parameters are applicable with  $0^{\circ}C \le T_C \le +95^{\circ}C$  and  $V_{DD}/V_{DDQ} = +1.5V \pm 0.075V$ .

2. All voltages are referenced to V<sub>SS</sub>.

3. Output timings are only valid for RoN34 output buffer selection.

4. Unit " $t_{CK}$  (AVG)" represents the actual  $t_{CK}$  (AVG) of the input clock under operation.

Unit "CK" represents one clock cycle of the input clock, counting the actual clock edges.

5. AC timing and IDD tests may use a  $V_{IL}$ -to- $V_{IH}$  swing of up to 900mV in the test environment,

but input timing is still referenced to  $V_{REF}$  (except tIS, t<sub>IH</sub>, t<sub>DS</sub>, and t<sub>DH</sub> use the AC/DC trip points and CK, CK# and DQS, DQS# use their crossing points). The

minimum slew rate for the input signals used to test the device is 1 V/ns for singleended inputs and 2 V/ns for differential inputs in the range between  $V_{IL}(AC)$  and  $V_{IH}(AC)$ .

Inputs and 2 v/ns for differential inputs in the range between vil(AC) and vil(AC).

6. All timings that use time-based values (ns,  $\mu$ s, ms) should use t<sub>CK</sub> (AVG) to determine

the correct number of clocks (Table 55 on page 73 uses "CK" or " $t_{CK}$  [AVG]" interchangeably).

In the case of noninteger results, all minimum limits are to be rounded up to the nearest whole integer,

and all maximum limits are to be rounded down to the nearest whole integer.

7. The use of "strobe" or "DQSDIFF" refers to the DQS and DQS# differential crossing point when DQS is the rising edge. The use of "clock" or "CK" refers to the CK and CK# differential crossing point when CK is the rising edge.

8. This output load is used for all AC timing (except ODT reference timing) and slew rates.

The actual test load may be different. The output signal voltage reference point

is V<sub>DDQ</sub>/2 for single-ended signals and the crossing point for differential signals (see Figure 30 on page 66). 9. When operating in DLL disable mode, SpecTek does not warrant compliance with normal mode timings or functionality.

10. The clock's  $t_{CK}$  (AVG) is the average clock over any 200 consecutive clocks and  $t_{CK}$  (AVG) MIN is the smallest clock rate allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.

11. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20–60 kHz with an additional 1% of  $t_{CK}$  (AVG) as a long-term jitter component; however, the spread-spectrum may not use a clock rate below  $t_{CK}$  (AVG) MIN.

12. The clock's  $t_{CH}$  (AVG) and  $t_{CL}$  (AVG) are the average half clock period over any 200 consecutive clocks and is the smallest clock half period allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.

13. The period jitter (t<sub>JITPER</sub>) is the maximum deviation in the clock period from the average or nominal clock. It is allowed in either the positive or negative direction.

14.  $t_{CH}(ABS)$  is the absolute instantaneous clock high pulse width as measured from one rising edge to the following falling edge.

15.  $t_{CL}(ABS)$  is the absolute instantaneous clock low pulse width as measured from one falling edge to the following rising edge.

16. The cycle-to-cycle jitter (t<sub>JITCC</sub>) is the amount the clock period can deviate from one cycle to the next. It is important to keep cycle-to-cycle jitter at a minimum during the DLL locking time.

17. The cumulative jitter error ( $t_{ERRnPER}$ ), where *n* is the number of clocks between 2 and 50, is the amount of clock time allowed to accumulate consecutively away from the average clock over *n* number of clock cycles.

18. t\_Ds (base) and t\_DH (base) values are for a single-ended 1 V/ns DQ slew rate and 2 V/ns differential DQS, DQS# slew rate.

19. These parameters are measured from a data signal (DM, DQ0, DQ1, and so forth) transition edge to its respective data strobe signal (DQS, DQS#) crossing.

20. The setup and hold times are listed converting the base specification values (to which derating tables apply) to  $V_{REF}$  when the slew rate is 1 V/ns. These values, with a slew rate of 1 V/ns, are for reference only.

21. When the device is operated with input clock jitter, this parameter needs to be derated by the actual t<sub>JITPER</sub> (larger of t<sub>JITPER</sub>(MIN) or t<sub>JITPER</sub>(MAX) of the input clock (output deratings are relative to the SDRAM input clock).

22. Single-ended signal parameter.

23. The DRAM output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present, even when within specification. This results in each parameter becoming larger. The following parameters are required to be derated by subtracting  $t_{ERR10PER}$  (MAX):  $t_{DQSCK}$  (MIN),  $t_{LZ}$  (DQS)MIN,  $t_{LZ}$  (DQ) MIN, and  $t_{AON}$  (MIN). The following



## 1Gb DDR3 SDRAM CS6xDT1G6

parameters are required to be derated by subtracting tERR10PER (MIN): t<sub>DQSCK</sub> (MAX), t<sub>HZ</sub> (MAX), t<sub>LZ</sub> (DQS)MAX, t<sub>LZ</sub> (DQ) MAX, and t<sub>AON</sub> (MAX). The parameter t<sub>RPRE</sub> (MIN) is derated by subtracting t<sub>JITPER</sub> (MAX), while t<sub>RPRE</sub> (MAX) is derated by subtracting t<sub>JITPER</sub> (MIN).

24. The maximum preamble is bound by tLZDQS (MAX).

25. These parameters are measured from a data strobe signal (DQS, DQS#) crossing to its respective clock signal (CK, CK#) crossing. The specification values are not affected by the amount of clock jitter applied, as these are relative to the clock signal crossing. These parameters should be met whether clock jitter is present.

26. The  $t_{DQSCK}$  DLL\_DIS parameter begins CL + AL - 1 cycles after the READ command. 27. The maximum postamble is bound by  $t_{HZDQS}$  (MAX).

28. Commands requiring a locked DLL are: READ (and RDAP) and synchronous ODT commands. In addition, after any change of latency  $t_{XPDLL}$ , timing must be met. 29. tlS (base) and tlH (base) values are for a single-ended 1 V/ns control/command/ address slew rate and 2 V/ns CK, CK# differential slew rate.

30. These parameters are measured from a command/address signal transition edge to its respective clock (CK, CK#) signal crossing. The specification values are not affected by the amount of clock jitter applied as the setup and hold times are relative to the clock signal crossing that latches the command/address. These parameters should be met whether clock jitter is present.

31. For these parameters, the DDR3 SDRAM device supports  $t_{nPARAM}$  (*n*CK) = RU( $t_{PARAM}$  [ns]/tCK[AVG] [ns]), assuming all input clock jitter specifications are satisfied. For example, the device will support  $t_{nRP}$  (*n*CK) = RU( $t_{RP}/t_{CK}$ [AVG]) if all input clock jitter specifications are met. This means for DDR3-800 6-6-6, of which  $t_{RP}$  = 15ns, the device will support  $t_{nRP}$  = RU( $t_{RP}/t_{CK}$ [AVG]) = 6 as long as the input clock jitter specifications are met. That is, the PRECHARGE command at T0 and the ACTIVATE command at T0 + 6 are valid even if six clocks are less than 15ns due to input clock jitter.

32. During READs and WRITEs with auto precharge, the DDR3 SDRAM will hold off the internal PRECHARGE command until t<sub>RAS</sub> (MIN) has been satisfied.

33. When operating in DLL disable mode, the greater of 4CK or 15ns is satisfied for  $t_{WR}$ . 34. The start of the write recovery time is defined as follows:

- For BL8 (fixed by MRS and OTF): Rising clock edge four clock cycles after WL

- For BC4 (OTF): Rising clock edge four clock cycles after WL

- For BC4 (fixed by MRS): Rising clock edge two clock cycles after WL

35. RESET# should be LOW as soon as power starts to ramp to ensure the outputs are in High-Z. Until RESET# is LOW, the outputs are at risk of driving and could result in excessive current, depending on bus activity.

36. The refresh period is 64ms when TC is less than or equal to 85oC. This equates to an average refresh rate of 7.8125µs. However, nine REFRESH commands should be asserted at least once every 70.3µs. When TC is greater than 85oC, the refresh period is 32ms.

37. Although CKE is allowed to be registered LOW after a REFRESH command when  $t_{REFPDEN}$  (MIN) is satisfied, there are cases where additional time such as  $t_{XPDLL}$  (MIN) is required.

38. ODT turn-on time MIN is when the device leaves High-Z and ODT resistance begins to turn on. ODT turn-on time maximum is when the ODT resistance is fully on. The ODT reference load is shown in Figure 22 on page 52.

39. Half-clock output parameters must be derated by the actual tERR10PER and tJ<sub>ITDTY</sub> when input clock jitter is present. This results in each parameter becoming larger. The parameters t<sub>ADC</sub> (MIN) and t<sub>AOF</sub> (MIN) are each required to be derated by subtracting both t<sub>ERR10PER</sub> (MAX) and t<sub>JITDTY</sub> (MAX). The parameters t<sub>ADC</sub> (MAX) and t<sub>AOF</sub> (MAX) are required to be derated by subtracting both t<sub>ERR10PER</sub> (MAX) and t<sub>JITDTY</sub> (MAX).

40. ODT turn-off time minimum is when the device starts to turn off ODT resistance. ODT turn-off time maximum is when the DRAM buffer is in High-Z. The ODT reference load is shown in Figure 23 on page 56. This output load is used for ODT timings (see Figure 30 on page 66).

41. Pulse width of a input signal is defined as the width between the first crossing of  $V_{REF}(DC)$  and the consecutive crossing of  $V_{REF}(DC)$ .

42. Should the clock rate be larger than  $t_{RFC}$  (MIN), an AUTO REFRESH command should have at least one NOP command between it and another AUTO REFRESH command. Additionally, if the clock rate is slower than 40ns (25 MHz) all REFRESH commands should be followed by a PRECHARGE All command.



## Command and Address Setup, Hold, and Derating

The total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet t<sub>IS</sub> (base) and t<sub>IH</sub> (base) values (see Table 53; values come from Table 51 to the  $\Delta$ tIS and  $\Delta$ tIH derating values (see Table 54 and Table 55), respectively. Example:  $t_{IS}$  (total setup time) =  $t_{IS}$  (base) +  $\Delta tIS$ . For a valid transition, the input signal has to remain above/below  $V_{IH}(AC)/V_{IL}(AC)$  for some time tvac (see Table 55).

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached  $V_{IH}(AC)/V_{IL}(AC)$  at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach VIH(AC)/VIL(AC) (see Figure 2) for input signal requirements). For slew rates that fall between the values listed in Table 55 and Table 58, the derating values may be obtained by linear interpolation.

Setup (tis) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC)min. Setup (tis) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC)max. If the actual signal is always earlier than the nominal slew rate line between the shaded VREF(DC)-to-AC region, use the nominal slew rate for derating value (see Figure 21). If the actual signal is later than the nominal slew rate line anywhere between the shaded VREF(DC)-to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value (see Figure 23).

Hold (t<sub>IH</sub>) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of V<sub>IL</sub>(DC)max and the first crossing of V<sub>REF</sub>(DC). Hold (t<sub>IH</sub>) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of V<sub>IH</sub>(DC)min and the first crossing of V<sub>REF</sub>(DC). If the actual signal is always later than the nominal slew rate line between the shaded DC-to-VREF(DC) region, use the nominal slew rate for derating value (see Figure 22). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to-V<sub>REF</sub>(DC) region, the slew rate of a tangent line to the actual signal from the DC level to the V<sub>REF</sub>(DC) level is used for derating value (see Figure 24).

Symbol	800	1066	1333	1600	Unit	Reference
<sup>t</sup> IS (base, AC175)	200	125	65	45	ps	VIH(AC)/VIL(AC)
<sup>t</sup> IS(base, AC150)	350	275	190	170	ps	VIH(AC)/VIL(AC)
<sup>t</sup> IS (base, AC135)	_	-	-	-	ps	VIH(AC)/VIL(AC)
<sup>t</sup> IS (base, AC125)	_	-	-	-	ps	VIH(AC)/VIL(AC)
<sup>t</sup> IH (base,	275	200	140	120	ps	VIH(DC)/VIL(DC)

#### Table 49: Command and Address Setup and Hold Values Referenced – AC/DC-Based



					ΔtIS, Δ	t <b>IH De</b>	rating	(ps) – /	AC/DC	-Based						
			AC175	Thres	hold: \					$(AC) = V_R$	· · ·	L <b>75</b> mV				
CMD/							-			ew Ra						
ADDR	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
Slew Rate V/ns	Δ <sup>t</sup> IS	ΔtIH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	ΔtIS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	ΔtIH	ΔtIH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH
2.0	88	50	88	50	88	50	96	58	104	66	112	74	120	84	128	100
1.5	59	34	59	34	59	34	67	42	75	50	83	58	91	68	99	84
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	-2	-4	-2	-4	-2	-4	6	4	14	12	22	20	30	30	38	46
0.8	-6	-10	-6	-10	-6	-10	2	-2	10	6	18	14	26	24	34	40
0.7	-11	-16	-11	-16	-11	-16	-3	-8	5	0	13	8	21	18	29	34
0.6	-17	-26	-17	-26	-17	-26	-9	-18	-1	-10	7	-2	15	8	23	24
0.5	-35	-40	-35	-40	-35	-40	-27	-32	-19	-24	-11	-16	-2	-6	5	10
0.4	-62	-60	-62	-60	-62	-60	-54	-52	-46	-44	-38	-36	-30	-26	-22	-10

## Table 50: Derating Values for t<sub>IS</sub>/t<sub>IH</sub> – AC175/DC100-Based

#### Table 51: Derating Values for $t_{\text{IS}}/t_{\text{IH}}$ – AC150/DC100-Based

					ΔtIS, Δ	t <b>IH De</b>	rating	(ps) – /	AC/DC	-Based						
			AC150	) Thres	hold: \						· · ·	L50mV	,			
CMD/							, CK# [	Differe		lew Ra	te					
ADDR	4.0	V/ns	3.0	V/ns	2.0	//ns	1.8	//ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
Slew Rate V/ns	Δ <sup>t</sup> IS	ΔtIH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	ΔtIH	Δ <sup>t</sup> IS	ΔtIH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IH	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	ΔtIH
2.0	75	50	75	50	75	50	83	58	91	66	99	74	107	84	115	100
1.5	50	34	50	34	50	34	58	42	66	50	74	58	82	68	90	84
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	0	-4	0	-4	0	-4	8	4	16	12	24	20	32	30	40	46
0.8	0	-10	0	-10	0	-10	8	-2	16	6	24	14	32	24	40	40
0.7	0	-16	0	-16	0	-16	8	-8	16	0	24	8	32	18	40	34
0.6	-1	-26	-1	-26	-1	-26	7	-18	15	-10	23	-2	31	8	39	24
0.5	-10	-40	-10	-40	-10	-40	-2	-32	6	-24	14	-16	22	-6	30	10
0.4	-25	-60	-25	-60	-25	-60	-17	-52	-9	-44	-1	-36	7	-26	15	-10



					ΔtIS, Δ	t <b>IH De</b>	rating	(ps) – /	AC/DC	-Based						
			AC135	Thres	hold: \					$(AC) = V_R$		L35mV	,			
CMD/							-			lew Ra						
ADDR	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	//ns	1.2	V/ns	1.0	V/ns
Slew Rate V/ns	Δ <sup>t</sup> IS	ΔtIH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IH	ΔtIH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	ΔtIS	ΔtIH						
2.0	68	50	68	50	68	50	76	58	84	66	92	74	100	84	108	100
1.5	45	34	45	34	45	34	53	42	61	50	69	58	77	68	85	84
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	2	-4	2	-4	2	-4	10	4	18	12	26	20	34	30	42	46
0.8	3	-10	3	-10	3	-10	11	-2	19	6	27	14	35	24	43	40
0.7	6	-16	6	-16	6	-16	14	-8	22	0	30	8	38	18	46	34
0.6	9	-26	9	-26	9	-26	17	-18	25	-10	33	-2	41	8	49	24
0.5	5	-40	5	-40	5	-40	13	-32	21	-24	29	-16	37	-6	45	10
0.4	-3	-60	-3	-60	-3	-60	6	-52	14	-44	22	-36	30	-26	38	-10

## Table 52: Derating Values for $t_{IS}/t_{IH}$ – AC135/DC100-Based

## Table 53: Derating Values for $t_{IS}/t_{IH}$ – AC125/DC100-Based

					ΔtIS, Δ	t <b>IH De</b>	rating	(ps) – <i>I</i>	AC/DC	-Based						
			AC125	Thres	hold: \						· · ·	L25mV				
CMD/		-					-			lew Ra						
ADDR	4.0	//ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
Slew Rate V/ns	Δ <sup>t</sup> IS	ΔtIH	Δ <sup>t</sup> IS	ΔtIH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IH	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	ΔtIH	Δ <sup>t</sup> IS	ΔtIH
2.0	63	50	63	50	63	50	71	58	79	66	87	74	95	84	103	100
1.5	42	34	42	34	42	34	50	42	58	50	66	58	74	68	82	84
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	4	-4	4	-4	4	-4	12	4	20	12	28	20	36	30	44	46
0.8	6	-10	6	-10	6	-10	14	-2	22	6	30	14	38	24	45	40
0.7	11	-16	11	-16	11	-16	19	-8	27	0	35	8	43	18	51	34
0.6	16	-26	16	-26	16	-26	24	-18	32	-10	40	-2	48	8	56	24
0.5	15	-40	15	-40	15	-40	23	-32	31	-24	39	-16	47	-6	55	10
0.4	13	-60	13	-60	13	-60	21	-52	29	-44	37	-36	45	-26	53	-10




# 1Gb DDR3 SDRAM CS6xDT1G6

#### Table 54: Minimum Required Time t<sub>VAC</sub> Above V<sub>IH</sub>(AC) or Below V<sub>IL</sub>(AC)for Valid Transition

Slew Rate (V/ns)	<sup>t</sup> VAC at 175mV (ps)	<sup>t</sup> VAC at 150mV (ps)
>2.0	75	175
2.0	57	170
1.5	50	167
1.0	38	163
0.9	34	162
0.8	29	161
0.7	22	159
0.6	13	155
0.5	0	150
<0.5	0	150






#### Figure 21: Nominal Slew Rate and tvAc for tIS (Command and Address – Clock)

Note: 1. The clock and the strobe are drawn on different time scales.




#### Figure 22: Nominal Slew Rate for t<sub>IH</sub> (Command and Address – Clock)



Note: 1. The clock and the strobe are drawn on different time scales.






#### Figure 23: Tangent Line for tis (Command and Address – Clock)

Note: 1. The clock and the strobe are drawn on different time scales.



#### Figure 24: Tangent Line for t<sub>IH</sub> (Command and Address – Clock)



Note: 1. The clock and the strobe are drawn on different time scales.



## Data Setup, Hold, and Derating

The total t<sub>DS</sub> (setup time) and t<sub>DH</sub> (hold time) required is calculated by adding the data sheet t<sub>DS</sub> (base) and t<sub>DH</sub> (base) values (see Table 58; values come from Table 01) to the  $\Delta t_{DS}$  and  $\Delta t_{DH}$  derating values (see Table 59), respectively. Example: t<sub>DS</sub> (total setup time) = t<sub>DS</sub> (base) +  $\Delta t_{DS}$ . For a valid transition, the input signal has to remain above/below V<sub>IH</sub>(AC)/V<sub>IL</sub>(AC) for some time t<sub>VAC</sub> (see Table 63).

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached  $V_{IH}(AC)/V_{IL}(AC)$ ) at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach  $V_{IH}/V_{IL}(AC)$ . For slew rates that fall between the values listed in Table 60, the derating values may have obtained by linear interpolation.

Setup ( $t_{DS}$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF}(DC)$  and the first crossing of  $V_{IH}(AC)$ min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF}(DC)$  and the first crossing of  $V_{IL}(AC)$ max. If the actual signal is always earlier than the nominal slew rate line between the shaded  $V_{REF}(DC)$ -to-AC region, use the nominal slew rate for derating value (see Figure 25). If the actual signal is later than the nominal slew rate line anywhere between the shaded  $V_{REF}(DC)$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value (see Figure 27).

Hold ( $t_{DH}$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL}(DC)$ max and the first crossing of  $V_{REF}(DC)$ . Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH}(DC)$ min and the first crossing of  $V_{REF}(DC)$ . If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF}(DC)$  region, use the nominal slew rate for derating value (see Figure 26). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF}(DC)$  region, the slew rate of a tangent line to the actual signal from the DC-to- $V_{REF}(DC)$  region is used for derating value (see Figure 28).

#### Table 55: DDR3 Data Setup and Hold Values at 1 V/ns (DQS, DQS# at 2 V/ns) – AC/DC-Based

Symbol	800	1066	1333	1600	Unit	Reference
<sup>t</sup> DS (base) AC175	75	25	-	-	ps	VIH(AC)/VIL(AC)
<sup>t</sup> DS (base) AC150	125	75	30	10	ps	VIH(AC)/VIL(AC)
t <sub>DS</sub> (base) AC135	165	115	60	40	ps	VIH(AC)/VIL(AC)
t <sub>DH</sub> (base) DC100	150	100	65	45	ps	VIH(DC)/VIL(DC)
Slew Rate Referenced	1	1	1	1	V/ns	

#### Table 56: Derating Values for t<sub>DS</sub>/t<sub>DH</sub> – AC175/DC100-Based

Shaded cells indicate slew rate combinations not supported

					Δ <sup>t</sup> DS,	Δ <sup>t</sup> DH D	eratin	g (ps) -	- AC/D	C-Base	ed					
DO Claur						DQS	, DQS	# Diffe	rential	Slew F	Rate					
DQ Slew Rate V/ns	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
	Δ <sup>t</sup> DS	$\Delta^{t}DH$	Δ <sup>t</sup> DS	Δ <sup>t</sup> DH	$\Delta^{t}DS$	Δ <sup>t</sup> DH	$\Delta^{t}DS$	Δ <sup>t</sup> DH	Δ <sup>t</sup> DS	Δ <sup>t</sup> DH	$\Delta^{t}DS$	Δ <sup>t</sup> DH	Δ <sup>t</sup> DS	Δ <sup>t</sup> DH	$\Delta^{t}DS$	$\pmb{\Delta}^t \pmb{D} \pmb{H}$
2.0	88	50	88	50	88	50										
1.5	59	34	59	34	59	34	67	42								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			-2	-4	-2	-4	6	4	14	12	22	20				
0.8					-6	-10	2	-2	10	6	18	14	26	24		
0.7							-3	-8	5	0	13	8	21	18	29	34
0.6									-1	-10	7	-2	15	8	23	24
0.5											-11	-16	-2	-6	5	10
0.4													-30	-26	-22	-10

72 Rev. 1.0 Chiplus reserves the right to change product or specification without notice



# Table 57: Derating Values for t<sub>DS</sub>/t<sub>DH</sub> – AC150/DC100-Based Shaded cells indicate slew rate combinations not supported

					Δ <sup>t</sup> DS,	Δ <sup>t</sup> DH D	eratin	g (ps) -	- AC/D	C-Base	ed					
						DQS	, DQS	# Diffe	rential	Slew F	Rate					
DQ Slew Rate V/ns	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
	$\pmb{\Delta}^t \pmb{D} \pmb{S}$	$\pmb{\Delta}^t \pmb{D} \pmb{H}$	$\Delta^{t}DS$	$\pmb{\Delta}^t \pmb{D} \pmb{H}$	$\pmb{\Delta}^t \pmb{D} \pmb{S}$	$\Delta^{t}DH$	$\pmb{\Delta}^t \pmb{D} \pmb{S}$	$\pmb{\Delta}^t \pmb{D} \pmb{H}$	$\pmb{\Delta}^t \pmb{D} \pmb{S}$	$\pmb{\Delta}^t \pmb{D} \pmb{H}$	$\pmb{\Delta}^t \pmb{D} \pmb{S}$	${\pmb \Delta}^t {\pmb D} {\pmb H}$	$\pmb{\Delta}^t \pmb{D} \pmb{S}$	$\pmb{\Delta}^t \pmb{D} \pmb{H}$	$\pmb{\Delta}^t \pmb{D} \pmb{S}$	$\pmb{\Delta}^t \pmb{D} \pmb{H}$
2.0	75	50	75	50	75	50										
1.5	50	34	50	34	50	34	58	42								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			0	-4	0	-4	8	4	16	12	24	20				
0.8					0	-10	8	-2	16	6	24	14	32	24		
0.7							8	-8	16	0	24	8	32	18	40	34
0.6									15	-10	23	-2	31	8	39	24
0.5											14	-16	22	-6	30	10
0.4													7	-26	15	-10

# Table 58: Derating Values for $t_{DS}/t_{DH}$ – AC135/DC100-Based at 1V/nsShaded cells indicate slew rate combinations not supported

				L	Δ <sup>t</sup> DS, Δ	<sup>t</sup> DH De	erating	; (ps) –	AC/D	C-Base	d					
						DQS	, DQS	# Diffe	rential	Slew I	Rate					
DQ Slew Rate V/ns	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
	$\pmb{\Delta}^t \pmb{D} \pmb{S}$	$\pmb{\Delta}^t \pmb{D} \pmb{H}$	Δ <sup>t</sup> DS	$\pmb{\Delta}^t \pmb{D} \pmb{H}$	Δ <sup>t</sup> DS	$\pmb{\Delta}^t \pmb{D} \pmb{H}$	$\pmb{\Delta}^t \pmb{D} \pmb{S}$	Δ <sup>t</sup> DH	$\pmb{\Delta}^t \pmb{D} \pmb{S}$	$\pmb{\Delta}^t \pmb{D} \pmb{H}$	$\pmb{\Delta}^t \pmb{D} \pmb{S}$	$\pmb{\Delta}^t \pmb{D} \pmb{H}$	$\pmb{\Delta}^t \pmb{D} \pmb{S}$	$\pmb{\Delta}^t \pmb{D} \pmb{H}$	Δ <sup>t</sup> DS	$\Delta^t DH$
2.0	68	50	68	50	68	50										
1.5	45	34	45	34	45	34	53	42								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			2	-4	2	-4	10	4	18	12	26	20				
0.8					3	-10	11	-2	19	6	27	14	35	24		
0.7							14	-8	22	0	30	8	38	18	46	34
0.6									25	-19	33	-2	41	8	49	24
0.5											29	-16	37	-6	45	-10
0.4													30	26	38	-10



# Table 59: Derating Values for t<sub>DS</sub>/t<sub>DH</sub> – AC135/DC100-Based at 2V/ns Shaded cells indicate slew rate combinations not supported

								L	<sup>t</sup> DS, <i>L</i>	1, DH I	Derati	ng (ps	s) – A0	C/DC-I	Based	l								
DQ Slew									[	DQS, I	DQS#	Differ	entia	Slew	Rate									
w Rate	1.0 V	/ns	1.2 V,	/ns	1.4 V	/ns	1.6 V,	/ns	1.8 V	/ns	2.0 V	/ns	3.0 V	/ns	4.0 V	/ns	5.0 V	/ns	6.0 V	/ns	7.0 V	/ns	8.0 V	/ns
V/ns	Δ <sup>t</sup> DH	Δ <sup>t</sup> DS	∆ <sup>t</sup> DH	Δ <sup>t</sup> DS	∆ <sup>t</sup> DH	∆⁺DS	∆ <sup>t</sup> DH	∆⁺DS	∆ <sup>t</sup> DH	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH	∆⁺DS	∆ <sup>t</sup> DH	Δ <sup>t</sup> DS	Δ <sup>t</sup> DH	∆ <sup>t</sup> DS	Δ <sup>t</sup> DH	∆ <sup>t</sup> DS	Δ <sup>t</sup> DH	∆⁺DS	∆ <sup>t</sup> DH	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH	Δ <sup>t</sup> DS
4.0																			25	34	25	34	25	34
3.5																	21	29	21	29	21	29	21	29
3.0															17	23	17	23	17	23	17	23	17	23
2.5													10	14	10	14	10	14	10	14	10	14		
2.0											0	0	0	0	0	0	0	0	0	0				
1.5									-19	-15	-17	-23	-17	-23	-17	23	-17	-23						
1.0							-34	-52	-42	-60	-50	-68	-50	-68	-50	-68								
0.9					-30	-42	-38	-50	-46	-58	54	-66	-54	-66										
0.8			-26	-32	-36	-40	-40	-48	-52	-56	60	-64												
0.7	-17	-21	-33	-29	-43	-37	-51	-45	-59	-53														
0.6	-27	-19	-43	-27	-53	-35	-61	-43																
0.5	-40	-23	-56	-31	-66	-39																		
0.4	-60	-30	-76	-38																				




	<sup>t</sup> VAC at 175mV (ps)	<sup>t</sup> VAC at 150mV (ps)
Slew Rate (V/ns)	DDR3-800/1066	DDR3-800/1066/1333/1600
>2.0	75	105
2.0	57	105
1.5	50	80
1.0	38	30
0.9	34	13
0.8	29	Note 1
0.7	Note 1	Note 1
0.6	Note 1	Note 1
0.5	Note 1	Note 1
<0.5	Note 1	Note 1

#### Table 60: Required Minimum Time t<sub>VAC</sub> Above V<sub>IH</sub>(AC) (Below V<sub>IL</sub>(AC)) for Valid DQ Transition

Note: 1. Rising input signal shall become equal to or greater than  $V_{IH}(ac)$  level and Falling input signal shall become equal to or less than  $V_{IL}(ac)$  level.




#### Figure 25: Nominal Slew Rate and tvac for tDs (DQ – Strobe)



Note: 1. The clock and the strobe are drawn on different time scales.




#### Figure 26: Nominal Slew Rate for tDH (DQ – Strobe)



Note: 1. The clock and the strobe are drawn on different time scales.




#### Figure 27: Tangent Line for t<sub>DS</sub> (DQ – Strobe)




Note: 1. The clock and the strobe are drawn on different time scales.



#### Figure 28: Tangent Line for tDH (DQ – Strobe)





Chiplus reserves the right to change product or specification without notice.



## **Commands – Truth Tables**

## Table 61: Truth Table – Command

Notes 1–5 apply to the entire table

			Cl	<b>KE</b>					D۸				A	
Funct	Function		Prev. Cycle	Next Cycle	CS#	RAS#	CAS#	WE#	BA [2:0]	An	A12	A10	[11,9:0] 90]	Notes
MODE REGI	STER SET	MRS	Н	Н	L	L	L	L	BA		OP	code		
REFRE	SH	REF	Н	Н	L	L	L	Н	V	V	V	V	V	
Self-refres	h entry	SRE	Н	L	L	L	L	Н	V	V	V	V	V	6
Self-refre	sh exit	SRX	L	Н	H L	V H	V H	V H	V	V	V	v	v	6.7
Single-bank P	RECHARGE	PRE	н	Н	L	L	Н	L	BA	V	V	L	V	
PRECHARGE	all banks	PREA	Н	Н	L	L	Н	L	V		V	Н	V	
Bank ACT	IVATE	ACT	Н	Н	L	L	Н	н	BA	R	low ad	dress (	RA)	
E	BL8MRS, BC4MRS	WR	Н	Н	L	н	L	L	ВА	RFU	v	L	СА	8
WRITE	BC4OTF	WRS4	н	Н	L	Н	L	L	BA	RFU	L	L	CA	8
	BL8OTF	WRS8	н	Н	L	Н	L	L	BA	RFU	Н	L	CA	8
WRITE	BL8MRS, BC4MRS	WRAP	Н	Н	L	н	L	L	BA	RFU	v	н	CA	8
with auto Precharge	BC4OTF	WRAPS4	Н	Н	L	н	L	L	BA	RFU	L	н	CA	8
Freenaige	BL8OTF	WRAPS8	Н	Н	L	н	L	L	BA	RFU	н	Н	CA	8
	BL8MRS, BC4MRS	RD	Н	Н	L	н	L	н	BA	RFU	v	L	CA	8
READ	BC4OTF	RDS4	Н	Н	L	н	L	н	BA	RFU	L	L	CA	8
	BL8OTF	RDS8	Н	Н	L	н	L	н	BA	RFU	н	L	CA	8
READ	BL8MRS, BC4MRS	RDAP	Н	Н	L	н	L	н	BA	RFU	v	н	CA	8
with auto Precharge	BC4OTF	RDAPS4	Н	Н	L	н	L	н	BA	RFU	L	н	CA	8
Freenarge	BL8OTF	RDAPS8	Н	Н	L	н	L	н	BA	RFU	Н	н	CA	8
NO OPER	ATION	NOP	Н	Н		н	Н	н	V	V	V	V	V	9
Device DES	ELECTED	DES	Н	Н	Н	Х	Х	Х	Х	Х	Х	Х	Х	10
Power-down entry		PDE	н	L	L	н	Н	Н	v	v	v	v	v	6
Fower-dow	in end y			L	Н	V	V	V	v	v	v	v	v	U
Power-do	wn evit	PDX	L	Н	L	Н	Н	Н	v	v	v	v	v	6,11
rower-dov		FUA	L		Н	V	V	V	v	v	v	v	v	0,11
ZQ CALIBRAT	ION LONG	ZQCL	Н	Н	L	н	Н	L	Х	Х	Х	н	х	12
ZQ CALIBRATI	ON SHORT	ZQCS	Н	Н	L	н	Н	L	Х	Х	Х	L	Х	



- Notes: 1. Commands are defined by the states of CS#, RAS#, CAS#, WE#, and CKE at the rising edge of the clock. The MSB of BA, RA, and CA are device-, density-, and configuration dependent.
  - 2. RESET# is enabled LOW and used only for asynchronous reset. Thus, RESET# must be held HIGH during any normal operation.
  - 3. The state of ODT does not affect the states described in this table.
  - 4. Operations apply to the bank defined by the bank address. For MRS, BA selects one of four mode registers.
  - 5. "V" means "H" or "L" (a defined logic level), and "X" means "Don't Care."
  - 6. See Table 65 for additional information on CKE transition.
  - 7. Self-refresh exit is asynchronous.
  - 8. Burst READs or WRITEs cannot be terminated or interrupted. MRS (fixed) and OTF BL/BC are defined in MR0.
  - 9. The purpose of the NOP command is to prevent the DRAM from registering any unwanted commands. A NOP will not terminate an operation that is executing.
  - 10. The DES and NOP commands perform similarly.
  - 11. The power-down mode does not perform any REFRESH operations.
  - 12. ZQ CALIBRATION LONG is used for either ZQinit (first ZQCL command during initialization) or ZQoper (ZQCL command after initialization).



#### Table 62: Truth Table – CKE

Notes 1–2 apply to the entire table; see Table 64 for additional command details

	СК	Æ	Command⁵(RAS#,		
Current State <sup>3</sup>	Previous Cycle <sup>4</sup> (n - 1)	Present Cycle <sup>4</sup> ( <i>n</i> )	CAS#, WE#, CS#)	<b>Action</b> ⁵	Notes
Power-down	L	L	"Don't Care"	Maintain power-down	
Power-down	L	Н	DES or NOP	Power-down exit	
Colf rofroch	L	L	"Don't Care"	Maintain self-refresh	
Self-refresh	L	Н	DES or NOP	Self-refresh exit	
Bank(s) active	Н	L	DES or NOP	Active power-down entry	
Reading	Н	L	DES or NOP	Power-down entry	
Writing	Н	L	DES or NOP	Power-down entry	
Precharging	Н	L	DES or NOP	Power-down entry	
Refreshing	н	L	DES or NOP	Precharge power-down entry	
	Н	L	DES or NOP	Precharge power-down entry	
All banks idle	Н	L	REFRESH	Self-refresh	- 6

Notes: 1. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.

2. t<sub>CKE</sub> (MIN) means CKE must be registered at multiple consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the required number of registration clocks. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of tIS + t<sub>CKE</sub> (MIN) + tIH.

3. Current state = The state of the DRAM immediately prior to clock edge *n*.

4. CKE (*n*) is the logic state of CKE at clock edge *n*; CKE (*n* - 1) was the state of CKE at the previous clock edge.

5. COMMAND is the command registered at the clock edge (must be a legal command as defined in Table 64. Action is a result of COMMAND. ODT does not affect the states described in this table and is not listed.

6. Idle state = All banks are closed, no data bursts are in progress, CKE is HIGH, and all timings from previous operations are satisfied. All self-refresh exits, and power-down exit parameters are also satisfied.



## Commands

## DESELECT

The DESELECT (DES) command (CS# HIGH) prevents new commands from being executed by the DRAM. Operations already in progress are not affected.

## NO OPERATION

The NO OPERATION (NOP) command (CS# LOW) prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

## ZQ CALIBRATION LONG

The ZQ CALIBRATION LONG (ZQCL) command is used to perform the initial calibration during a power-up initialization and reset sequence (see Figure 37). This command may be issued at any time by the controller, depending on the system environment. The ZQCL command triggers the calibration engine inside the DRAM. After calibration is achieved, the calibrated values are transferred from the calibration engine to the DRAM I/O, which are reflected as updated RON and ODT values. The DRAM is allowed a timing window defined by either tZQinit or tZQoper to perform a full calibration and transfer of values. When ZQCL is issued during the initialization sequence, the timing parameter tZQinit must be satisfied. When initialization is complete, subsequent ZQCL commands require the timing parameter tZQoper to be satisfied.

## ZQ CALIBRATION SHORT

The ZQ CALIBRATION SHORT (ZQCS) command is used to perform periodic calibrations to account for small voltage and temperature variations. A shorter timing window is provided to perform the reduced calibration and transfer of values as defined by timing parameter t<sub>ZQCS</sub>. A ZQCS command can effectively correct a minimum of 0.5% RON and RTT impedance error within 64 clock cycles, assuming the maximum sensitivities specified in Table 36 and Table 37.

### ACTIVATE

The ACTIVATE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA [2:0] inputs selects the bank, and the address provided on inputs A[*n*:0] selects the row. This row remains open (or active) for accesses until a PRECHARGE command is issued to that bank.

A PRECHARGE command must be issued before opening a different row in the same bank.

#### READ

The READ command is used to initiate a burst read access to an active row. The address provided on inputs A [2:0] selects the starting column address, depending on the burst length and burst type selected (see Burst Order table for additional information). The value on input A10 determines whether auto Precharge is used. If auto Precharge is selected, the row being accessed will be Precharged at the end of the READ burst. If auto Precharge is not s e I e c t e d, the row will remain open for subsequent accesses. The value on input A12 (if enabled in the mode register) when the READ command is issued determines whether BC4 (chop) or BL8 is used. After a READ command is issued, the READ burst may not be interrupted.



#### Table 63: READ Command Summary

			CI	٢E					BA				Α
Function		Symbol	Prev. Cycle	Next Cycle	CS#	RAS#	CAS#	WE#	[2:0]	An	A12	A10	A [11,9,0]
2545	BL8MRS, BC4MRS	RD	н		L	Н	L	н	А	RFU	v	L	CA
READ	BC4OTF	RDS4	ŀ	1	L	Н	L	н	BA	RFU	L	L	CA
	BL8OTF	RDS8	Н		L	Н	L	н	BA	RFU	н	L	CA
READ with	BL8MRS, BC4MRS	RDAP	ŀ	1	L	Н	L	н	BA	RFU	v	Н	СА
auto Precharge	BC4OTF	RDAPS4	ŀ	Н		Н	L	Н	BA	RFU	L	Н	CA
	BL8OTF	RDAPS8	ŀ	1	L	Н	L	Н	BA	RFU	н	Н	CA

## WRITE

The WRITE command is used to initiate a burst write access to an active row. The value on the BA [2:0] inputs selects the bank. The value on input A10 determines whether auto Precharge is used. The value on input A12 (if enabled in the MR) when the WRITE command is issued determines whether BC4 (chop) or BL8 is used. Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered LOW, the corresponding data will be written to memory. If the DM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

Function			CKE		СКЕ						BA				А
		Symbol	Prev. Cycle	Next Cycle	CS#	RAS#	CAS#	WE#	[2:0]	An	A12	A10	A [11,9:0]		
WRITE	BL8MRS, BC4MRs	WR	ŀ	н		Н	L	L	ВА	RFU	v	L	CA		
	BC4OTF	WRS4	н		L	Н	L	L	BA	RFU	L	L	CA		
	BL8OTF	WRS8	н		L	Н	L	L	BA	RFU	н	L	CA		
	BL8MRS, BC4MRS	WRAP	ł	4	L	Н	L	L	BA	RFU	v	Н	CA		
WRITE with - auto Precharge -	BC4OTF	WRAPS4	ł	4	L	Н	L	L	BA	RFU	L	Н	CA		
	BL8OTF	WRAPS8	ŀ	1	L	Н	L	L	ВА	RFU	Н	н	CA		

#### Table 64: WRITE command Summary

Chiplus reserves the right to change product or specification without notice.




### PRECHARGE

The PRECHARGE command is used to de-activate the open row in a particular bank or in all banks. The bank(s) are available for a subsequent row access a specified time (t<sub>RP</sub>) after the PRECHARGE command is issued, except in the case of concurrent auto Precharge. A READ or WRITE command to a different bank is allowed during a concurrent auto Precharge as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Input A10 determines whether one or all banks are Precharged. In the case where only one bank is Precharged, inputs BA [2:0] select the bank; otherwise, BA [2:0] are treated as "Don't Care." After a bank is Precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is treated as a NOP if there is no open row in that bank (idle state) or if the previously open row is already in the process of Precharging. However, the Precharge period is determined by the last PRECHARGE command issued to the bank.

## REFRESH

The REFRESH command is used during normal operation of the DRAM and is analogous to CAS#-before- RAS# (CBR) refresh or auto refresh. This command is no persistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during a REFRESH command.

The DRAM requires REFRESH cycles at an average interval of 7.8µs (maximum when  $T_C \le 85^{\circ}C$  or 3.9µs maximum when  $T_C \le 95^{\circ}C$ ). The REFRESH period begins when the REFRESH command is registered and ends  $t_{RFC}$  (MIN) later. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight REFRESH commands can be posted to any given DRAM, meaning that the maximum absolute interval between any REFRESH command and the next REFRESH command is nine times the maximum average interval refresh rate. Self-refresh may be entered with up to eight REFRESH commands being posted. After exiting self-refresh (when entered with posted REFRESH commands), additional posting of REFRESH commands is allowed to the extent that the maximum number of cumulative posted REFRESH commands (both preand post-self-refresh) does not exceed eight REFRESH c o m m a n d s . At any given time, a maximum of 16 REFRESH commands can be issued within 2 x t\_{REFI}.



#### Figure 29: Refresh Mode

Chiplus reserves the right to change product or specification without notice.



## 1Gb DDR3 SDRAM CS6xDT1G6Q5/Q7

Rev. 1.0

Notes:

- 1. NOP commands are shown for ease of illustration; other valid commands may be possible at these times. CKE must be active during the PRECHARGE, ACTIVATE, and REFRESH commands, but may be inactive at other times (see Power-Down Mode).
- 2. The second REFRESH is not required, but two back-to-back REFRESH commands are shown.
- 3. "Don't Care" if A10 is HIGH at this point; however, A10 must be HIGH if more than one bank is active (must Precharge all active banks).
- 4. For operations shown, DM, DQ, and DQS signals are all "Don't Care"/High-Z.
- 5. Only NOP and DES commands are allowed after a REFRESH command and until tRFC (MIN) is satisfied.

## SELF REFRESH

The SELF REFRESH command is used to retain data in the DRAM, even if the rest of the system is powered down. When in self refresh mode, the DRAM retains data without external clocking. Self-refresh mode is also a convenient method used to enable/disable the DLL as well as to change the clock frequency within the allowed synchronous operating range (see Input Clock Frequency Change). All power supply inputs (including V<sub>REF</sub>CA and V<sub>REF</sub>DQ) must be maintained at valid levels upon entry/exit and during self-refresh mode operation. V<sub>REF</sub>DQ may float or not drive V<sub>DDQ</sub>/2 while in self refresh mode under the following conditions:

- $V_{SS} < V_{REF}DQ < V_{DD}$  is maintained
- VREFDQ is valid and stable prior to CKE going back HIGH
- The first WRITE operation may not occur earlier than 512 clocks after VREFDQ is valid
- All other self-refresh mode exit timing requirements are met

## **DLL Disable Mode**

If the DLL is disabled by the mode register (MR1[0] can be switched during initialization or later), the DRAM is targeted, but not guaranteed, to operate similarly to the normal mode, with a few notable exceptions:

The DRAM supports only one value of CAS latency (CL=6) and one value of CAS WRITE latency (CWL=6).

DLL disable mode affects the read data clock-to-data strobe relationship ( $t_{DQSCK}$ ), but not the read data-to- data strobe relationship ( $t_{DQSQ}$ ,  $t_{QH}$ ). Special attention is required to line up the read data with the controller time domain when the DLL is disabled.

In normal operation (DLL on),  $t_{DQSCK}$  starts from the rising clock edge AL + CL cycles after the READ command. In DLL disable mode,  $t_{DQSCK}$  starts AL + CL - 1 cycles after the READ command. Additionally, with the DLL disabled, the value of  $t_{DQSCK}$  could be larger than  $t_{CK}$ .


The ODT feature (including dynamic ODT) is not supported during DLL disable mode. The ODT resistors must be disabled by continuously registering the ODT ball LOW by programming RTT, nom MR1[9, 6, 2] and RTT (WR) MR2[10, 9] to 0 while in the DLL disable mode.

Specific steps must be followed to switch between the DLL enable and DLL disable modes due to a gap in the allowed clock rates between the two modes ( $t_{CK}$  [AVG] MAX and  $t_{CK}$  [DLL\_DIS] MIN, respectively). The only time the clock is allowed to cross this clock rate gap is during self-refresh mode. Thus, the required procedure for switching from the DLL enable mode to the DLL disable mode is to change frequency during self-refresh:

- 1. Starting from the idle state (all banks are Precharged, all timings are fulfilled, ODT is turned off, and RTT, nom
- 2. and *RTT(WR*) are High-Z, set MR1[0] to 1 to disable the DLL.
- 3. Enter self-refresh mode after tMOD has been satisfied.
- 4. After  $t_{CKSRE}$  is satisfied, change the frequency to the desired clock rate.
- 5. Self-refresh may be excited when the clock is stable with the new frequency for t<sub>CKSRX</sub>. After t<sub>xs</sub> is satisfied, update the mode registers with appropriate values.
- 6. The DRAM will be ready for its next command in the DLL disable mode after the greater of tMRD or tMOD has been satisfied. A ZQCL command should be issued with appropriate timings met.



#### Figure 30: DLL Enable Mode to DLL Disable Mode



Notes: 1. Any valid command.


- 2. Disable DLL by setting MR1[0] to 1.
- 3. Enter SELF REFRESH.
- 4. Exit SELF REFRESH.
- 5. Update the mode registers with the DLL disable parameters setting.
- 6. Starting with the idle state, RTT is in the High-Z state.
- 7. Change frequency.
- 8. Clock must be stable tCKSRX.
- 9. Static LOW in the case that RTT, nom or RTT(WR) is enabled; otherwise, static LOW or HIGH.

A similar procedure is required for switching from the DLL disable mode back to the DLL enable mode. This also requires changing the frequency during self-refresh mode (see Figure 31).

- 1. Starting from the idle state (all banks are Precharged, all timings are fulfilled, ODT is turned off, and RTT, nom and RTT(WR) are High-Z), enter self-refresh mode.
- 2. After t<sub>CKSRE</sub> is satisfied, change the frequency to the new clock rate.
- Self-refresh may be excited when the clock is stable with the new frequency for t<sub>CKSRX</sub>. After t<sub>xs</sub> is satisfied, update the mode registers with the appropriate values. At a minimum, set MR1[0] to 0 to enable the DLL. Wait tMRD, then set MR0[8] to 1 to enable DLL RESET.
- 4. After another t<sub>MRD</sub> delay is satisfied, update the remaining mode registers with the appropriate values.
- 5. The DRAM will be ready for its next command in the DLL enable mode after the greater of t<sub>MRD</sub> or tMOD has been satisfied. However, before applying any command or function requiring a locked DLL, a delay of t<sub>DLLK</sub> after DLL RESET must be satisfied. A ZQCL command should be issued with the appropriate timings met.



#### Figure 31: DLL Disable Mode to DLL Enable Mode



Notes: 1. Enter SELF REFRESH.

- 2. Exit SELF REFRESH.
- 3. Wait t<sub>xs</sub>, then set MR1[0] to 0 to enable DLL.
- 4. Wait  $t_{MRD}$ , then set MR0[8] to 1 to begin DLL RESET.
- 5. Wait t<sub>MRD</sub>, update registers (CL, CWL, and write recovery may be necessary).
- 6. Wait t<sub>MOD</sub>, any valid command.
- 7. Starting with the idle state.
- 8. Change frequency.
- 9. Clock must be stable at least t<sub>CKSRX</sub>.

10. Static LOW in the case that RTT, nom or RTT(WR) is enabled; otherwise, static LOW or HIGH.

The clock frequency range for the DLL disable mode is specified by the parameter  $t_{CK}$  (DLL\_DIS). Due to latency counter and timing restrictions, only CL = 6 and CWL = 6 are supported.

DLL disable mode will affect the read data clock to data strobe relationship ( $t_{DQSCK}$ ) but not the data strobe to data relationship ( $t_{DQSQ}$ ,  $t_{QH}$ ). Special attention is needed to line up read data to the controller time domain.


Compared to the DLL on mode where  $t_{DQSCK}$  starts from the rising clock edge AL + CL cycles after the READ command, the DLL disable mode  $t_{DQSCK}$  starts AL + CL - 1 cycles after the READ command.

WRITE operations function similarly between the DLL enable and DLL disable modes; however, ODT functionality is not allowed with DLL disable mode.

Rev. 1.0



#### Figure 32: DLL Disable tDQSCK



Transitioning Data Don't Care

Rev. 1.0

#### Table 65: READ Electrical Characteristics, DLL Disable Mode

Parameter	Symbol	Min	Мах	Unit
Access window of DQS from CK, CK#	<sup>t</sup> DQSCK (DLL_DIS)	1	10	ns

## Input Clock Frequency Change

When the DDR3 SDRAM is initialized, the clock must be stable during most normal states of operation. This means that after the clock frequency has been set to the stable state, the clock period is not allowed to deviate, except for hat is allowed by the clock jitter and spread spectrum clocking (SSC) specifications.


The input clock frequency can be changed from one stable clock rate to another under two conditions: self- refresh mode and Precharge power-down mode. It is illegal to change the clock frequency outside of those two modes. For the selfrefresh mode condition, when the DDR3 SDRAM has been successfully placed into self- refresh mode and t<sub>CKSRE</sub> has been satisfied, the state of the clock becomes a "Don't Care." When the clock becomes a "Don't Care," changing the clock frequency is permissible if the new clock frequency is stable prior to t<sub>CKSRX</sub>. When entering and exiting self-refresh mode for the sole purpose of changing the clock frequency, the self-refresh entry and exit specifications must still be met.

The Precharge power-down mode condition is when the DDR3 SDRAM is in Precharge power-down mode (either fast exit mode or slow exit mode). Either ODT must be at a logic LOW or RTT, nom and RTT(WR) must be disabled via MR1 and MR2. This ensures RTT, nom and RTT(WR) are in an off state prior to entering Precharge power-down mode, and CKE must be at a logic LOW. A minimum of t<sub>CKSRE</sub> must occur after CKE goes LOW before the clock frequency can change. The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade (t<sub>CK</sub> [AVG] MIN to t<sub>CK</sub> [AVG] MAX). During the input clock frequency change, CKE must be held at a stable LOW level. When the input clock frequency is changed, a stable clock must be provided to the DRAM t<sub>CKSRX</sub> before Precharge power-down may be exited. After Precharge power-down is exited and t<sub>XP</sub> has been satisfied, the DLL must be reset via the MRS. Depending on the new clock frequency, additional MRS commands may need to be issued. During the DLL lock time, RTT, nom and RTT(WR) must remain in an off state. After the DLL lock time, the DRAM is ready to operate with a new clock frequency.



# 1Gb DDR3 SDRAM CS6xDT1G6Q5/Q7

Rev. 1.0



#### Figure 33: Change Frequency During Precharge Power-Down


- Notes: 1. Applicable for both SLOW-EXIT and FAST-EXIT Precharge power-down modes.
  - 2. t<sub>AOFPD</sub> and tAOF must be satisfied and outputs High-Z prior to T1 (see On-Die Termination (ODT)) for exact requirements).
  - 3. If the RTT, nom feature was enabled in the mode register prior to entering Precharge power-down mode, the ODT signal must be continuously registered LOW, ensuring RTT is in an off state. If the RTT, nom feature was disabled in the mode register prior to entering Precharge power-down mode, RTT will remain in the off state. The ODT signal can be registered LOW or HIGH in this case.



## Write Leveling

For better signal integrity, DDR3 SDRAM memory modules have adopted fly-by topology for the commands, addresses, control signals, and clocks. Write leveling is a scheme for the memory controller to adjust or de- skew the DQS strobe (DQS, DQS#) to CK relationship at the DRAM with a simple feedback feature provided by the DRAM. Write leveling is generally used as part of the initialization process, if required. For normal DRAM operation, this feature must be disabled. This is the only DRAM operation where the DQS functions as an input (to capture the incoming clock) and the DQ function as outputs (to report the state of the clock). Note that nonstandard ODT schemes are required.

The memory controller using the write leveling procedure must have adjustable delay settings on its DQS s t r o b e to align the rising edge of DQS to the clock at the DRAM pins. This is accomplished when the DRAM asynchronously feeds back the CK status via the DQ bus and samples with the rising edge of DQS. The controller repeatedly delays the DQS strobe until a CK transition from 0 to 1 is detected. The DQS delay established by this procedure helps ensure t<sub>DQSS</sub>, t<sub>DSS</sub>, and t<sub>DSH</sub> specifications in systems that use fly-by topology by de-skewing the trace length mismatch. A conceptual timing of this procedure is shown in Figure 34.



#### Figure 34: Write Leveling Concept



When write leveling is enabled, the rising edge of DQS samples CK, and the prime DQ outputs the sampled CK's status. The prime DQ for a x4 or x8 configuration is DQ0 with all other DQ (DQ [7:1]) driving LOW. The prime DQ for a x16 configuration is DQ0 for the lower byte and DQ8 for the upper byte. It outputs the status of CK sampled by LDQS and UDQS. All other DQ (DQ [7:1], DQ [15:9]) continue to drive LOW. Two prime DQ on a x16 enable each byte lane to be leveled independently.

The write leveling mode register interacts with other mode registers to correctly configure the write leveling functionality. Besides using MR1[7] to disable/enable write leveling, MR1[12] must be used to enable/disable the output buffers. The ODT value, burst length, and so forth need to be selected as well. This interaction is shown in Table 69. It should also be noted that when the outputs are enabled during write leveling mode, the DQS buffers are set as inputs, and the DQ are set as outputs. Additionally, during write leveling mode, only the DQS strobe terminations are activated and deactivated via the ODT ball.

#### Table 66: Write Leveling Matrix

MR1[7]	MR1[12]	MR1[2, 6, 9]	DRAM		AM nom					
Write Leveling	Output Buffers	R <sub>TT, nom</sub> Value	ODT Ball	DQS DQ		DRAM State	Case	Notes		
Disabled		See normal	operations	-	-	Write leveling not enabled	0			
	Disabled	N/A	Low	Off		DQS not receiving: not terminated Prime DQ High-Z: not terminated Other DQ High-Z: not terminated		2		
Enabled	(1)	20Ω,30Ω 40Ω, 60Ω, or 120Ω	High	On	Off	DQS not receiving: terminated by RTT P r i m e DQ High-Z: not terminated Other DQ High-Z: not terminated	2	_ 2		
(1)	Enabled	N/A	Low	Off	Off	DQS receiving: not terminated Prime DQ driving CK state: not terminated Other DQ driving LOW: not terminated	3			
	(0)	40Ω,60Ω, or 120Ω	High	On		DQS receiving: terminated by R <sub>∏</sub> Prime DQ driving CK state: not terminated Other DQ driving LOW: not terminated	4	3		

Note 1 applies to the entire table

Notes: 1. Expected usage if used during write leveling: Case 1 may be used when DRAM are on a dual-rank module and on the rank not being leveled or on any rank of a module not being leveled on a multislot system. Case 2 may be used when DRAM is on any rank of a module not being leveled on a multislot system. Case 3 is generally not used.

Case 4 is generally used when DRAM is on the rank that is being leveled.

2. Since the DRAM DQS is not being driven (MR1[12] = 1), DQS ignores the input strobe, and all RTT, nom values are allowed. This simulates a normal standby state to DQS.

3. Since the DRAM DQS is being driven (MR1[12] = 0), DQS captures the input strobe, and only some RTT, nom values are allowed. This simulates a normal write state to DQS.



## Write Leveling Mode Exit Procedure

A memory controller initiates the DRAM write leveling mode by setting MR1[7] to 1, assuming the other programmable features (MR0, MR1, MR2, and MR3) are first set and the DLL is fully reset and locked. The DQ balls enter the write leveling mode going from a High-Z state to an undefined driving state, so the DQ bus should not be driven. During write leveling mode, only the NOP or DES commands are allowed. The memory controller should attempt to level only one rank at a time; thus, the outputs of other ranks should be disabled by setting MR1[12] to 1 in the other ranks. The memory controller may assert ODT after a <sup>1</sup>MOD delay, as the DRAM will be ready to process the ODT transition. ODT should be turned on prior to DQS being driven LOW by at least ODTLon delay (WL - 2 <sup>1</sup>CK), provided it does not violate the aforementioned <sup>1</sup>MOD delay requirement.


The memory controller may drive DQS LOW and DQS# HIGH after t<sub>WLDQSEN</sub> has been satisfied. The controller may begin to toggle DQS after t<sub>WLMRD</sub> (one DQS toggle is DQS transitioning from a LOW state to a HIGH state with DQS# transitioning from a HIGH state to a LOW state, then both transition back to their original states). At a mini- mum, ODTLon and <sup>t</sup>AON must be satisfied at least one clock prior to DQS toggling.

After <sup>t</sup>WLMRD and a DQS LOW preamble (<sup>t</sup>WPRE) have been satisfied, the memory controller may provide either a single DQS toggle or multiple DQS toggles to sample CK for a given DQS- to-CK skew. Each DQS toggle must not violate <sup>t</sup>DQSL (MIN) and <sup>t</sup>DQSH (MIN) specifications. <sup>t</sup><sub>DQSL</sub> (MAX) and <sup>t</sup><sub>DQSH</sub> (MAX) specifications are not applicable during write leveling mode. The DQS must be able to distinguish the CK's rising edge within <sup>t</sup>WLS and <sup>t</sup>WLH. The prime DQ will output the CK's status asynchronously from the associated DQS rising edge CK capture within <sup>t</sup>WLO. The remaining DQ that always drive LOW when DQS is toggling must be LOW within <sup>t</sup>WLOE after the first <sup>t</sup>WLO is satisfied (the prime DQ going LOW). As previously noted, DQS is an input and not an output during this process. Figure 35 depicts the basic timing parameters for the overall write leveling procedure.

The memory controller will most likely sample each applicable prime DQ state and determine whether to increment or decrement its DQS delay setting. After the memory controller performs enough DQS toggles to detect the CK's 0-to-1 transition, the memory controller should lock the DQS delay setting for that DRAM. After locking the DQS setting is locked, leveling for the rank will have been achieved, and the write leveling mode for the rank should be disabled or reprogrammed (if write leveling of another rank follows).



#### Figure 35: Write Leveling Sequence



Note: 1. MRS: Load MR1 to enter write leveling mode.

- 2. NOP: NOP or DES.
- 3. DQS, DQS# needs to fulfill minimum pulse width requirements <sup>t</sup><sub>DQSH</sub> (MIN) and <sup>t</sup><sub>DQSL</sub> (MIN) as defined for regular writes. The maximum pulse width is system-dependent.
- 4. Differential DQS is the differential data strobe (DQS, DQS#). Timing reference points are the zero crossings. The solid line represents DQS; the dotted line represents DQS#.
- 5.DRAM drives leveling feedback on a prime DQ (DQ0 for x4 and x8). The remaining DQ are driven LOW and remain in this state throughout the leveling procedure.




## Write Leveling Mode Exit Procedure

After the DRAM are leveled, they must exit from write leveling mode before the normal mode can be used. Figure 36 depicts a general procedure for exiting write leveling mode. After the last rising DQS (capturing a 1 at T0), the memory controller should stop driving the DQS signals after tWLO (MAX) delay plus enough delay to enable the memory controller to capture the applicable prime DQ state (at ~Tb0). The DQ balls become undefined when DQS no longer remains LOW, and they remain undefined until tMOD after the MRS command (at Te1).

The ODT input should be de-asserted LOW such that ODTLoff (MIN) expires after the DQS is no longer driving LOW. When ODT LOW satisfies tIS, ODT must be kept LOW (at ~Tb0) until the DRAM is ready for either another rank to be leveled or until the normal mode can be used. After DQS termination is switched off, write level mode should be disabled via the MRS command (at Tc2). After tMOD is satisfied (at Te1), any valid command may be registered by the DRAM. Some MRS commands may be issued after tMRD (at Td1).

#### Figure 36: Write Leveling Exit Procedure



Note: 1. The DQ result, = 1, between Ta0 and Tc0, is a result of the DQS, DQS# signals capturing CK HIGH just after the T0 state.



## Initialization

The following sequence is required for power-up and initialization, as shown in Figure 37.


1. Apply power. RESET# is recommended to be below 0.2 × V<sub>DDQ</sub> during power ramp to ensure the outputs remain disabled (High-Z) and ODT off (RTT is also High-Z). All other inputs, including ODT, may be undefined.

During power-up, either of the following conditions may exist and must be met:

- Condition A:
  - V<sub>DD</sub> and V<sub>DDQ</sub> are driven from a single-power converter output and are ramped with a maximum delta voltage between them of ΔV ≤ 300mV. Slope reversal of any power supply signal is allowed. The voltage levels on all balls other than V<sub>DD</sub>, V<sub>DDQ</sub>, V<sub>SSQ</sub> must be less than or equal to V<sub>DDQ</sub> and V<sub>DD</sub> on one side and must be greater than or equal to V<sub>SSQ</sub> and VSS on the other side.
  - Both V<sub>DD</sub> and V<sub>DDQ</sub> power supplies ramp to V<sub>DD</sub>, min and V<sub>DDQ</sub>, min within t<sub>VDDPR</sub> = 200ms.
  - VREFDQ tracks VDD × 0.5, VREFCA tracks VDD × 0.5.
  - $V_{TT}$  is limited to 0.95V when the power ramp is complete and is not applied directly to the device; however,  $t_{VTD}$  should be greater than or equal to 0 to avoid device latchup.
    - Condition B:
  - V<sub>DD</sub> may be applied before or at the same time as V<sub>DDQ</sub>.
  - VDDQ may be applied before or at the same time as VTT, VREFDQ, and VREFCA.
  - No slope reversals are allowed in the power supply ramp for this condition.
- Until stable power, maintain RESET# LOW to ensure the outputs remain disabled (High-Z). After the power is stable, RESET# must be LOW for at least 200µs to begin the initialization process. ODT will remain in the High-Z state while RESET# is LOW and until CKE is registered HIGH.
- 3. CKE must be LOW 10ns prior to RESET# transitioning HIGH.
- 4. After RESET# transitions HIGH, wait 500µs (minus one clock) with CKE LOW.
- 5. After the CKE LOW time, CKE may be brought HIGH (synchronously) and only NOP or DES commands may be issued. The clock must be present and valid for at least 10ns (and a minimum of five clocks) and ODT must be driven LOW at least tIS prior to CKE being registered HIGH. When CKE is registered HIGH, it must be continuously registered HIGH until the full initialization process is complete.
- 6. After CKE is registered HIGH and after tXPR has been satisfied, MRS commands may be issued. Issue an MRS (LOAD MODE) command to MR2 with the applicable settings (provide LOW to BA2 and BA0 and HIGH to BA1).
- 7. Issue an MRS command to MR3 with the applicable settings.
- 8. Issue an MRS command to MR1 with the applicable settings, including enabling the DLL and configuring ODT.
- 9. Issue an MRS command to MR0 with the applicable settings, including a DLL RESET command. t<sub>DLLK</sub> (512) cycles of clock input are required to lock the DLL.
- 10. Issue a ZQCL command to calibrate RTT and RON values for the process voltage temperature (PVT). Prior to normal operation, tzQinit must be satisfied.
- 11. When t<sub>DLLK</sub> and t<sub>ZQinit</sub> have been satisfied, the DDR3 SDRAM will be ready for normal operation.



#### Figure 37: Initialization Sequence






## **Mode Registers**

Mode registers (MR0–MR3) are used to define various modes of programmable operations of the DDR3 SDRAM. A mode register is programmed via the mode register set (MRS) command during initialization, and it retains the stored information (except for MR0[8], which is self-clearing) until it is reprogrammed, RESET# goes LOW, the device loses power.

Contents of a mode register can be altered by re-executing the MRS command. Even if the user wants to modify only a subset of the mode register's variables, all variables must be programmed when the MRS command is issued. Reprogramming the mode register will not alter the contents of the memory array, provided it is performed correctly.

The MRS command can only be issued (or re-issued) when all banks are idle and in the Precharged state (tRP is satisfied and no data bursts are in progress). After an MRS command has been issued, two parameters must be satisfied: tMRD and tMOD. The controller must wait tMRD before initiating any subsequent MRS commands.

#### Figure 38: MRS to MRS Command Timing (tMRD)




- Notes: 1. Prior to issuing the MRS command, all banks must be idle and Precharged, t<sub>RP</sub> (MIN) must be satisfied, and no data bursts can be in progress.
  - 2. t<sub>MRD</sub> specifies the MRS to MRS command minimum cycle time.
  - 3. CKE must be registered HIGH from the MRS command until t<sub>MRSPDEN</sub> (MIN) (see Power-Down Mode).
  - 4. For a CAS latency change, txPDLL timing must be met before any non-MRS command.

The controller must also wait  $t_{MOD}$  before initiating any non-MRS commands (excluding NOP and DES). The DRAM requires  $t_{MOD}$  in order to update the requested features, with the exception of DLL RESET, which requires additional time. Until  $t_{MOD}$  has been satisfied, the updated features are to be assumed unavailable.



Rev. 1.0

#### Figure 39: MRS to nonMRS Command Timing (t<sub>MOD</sub>)



- Notes: 1. Prior to issuing the MRS command, all banks must be idle (they must be Precharged, tRP must be satisfied, and no data bursts can be in progress).
  - 2. Prior to Ta2 when t<sub>MOD</sub> (MIN) is being satisfied, no commands (except NOP/DES) may be issued.
  - 3. If RTT was previously enabled, ODT must be registered LOW at T0 so that ODTL is satisfied prior to Ta1. ODT must also be registered LOW at each rising CK edge from T0 until tMODmin is satisfied at Ta2.
  - 4. CKE must be registered HIGH from the MRS command until tMRSPDEN (MIN), at which time powerdown may occur (see Power-Down Mode).

## Mode Register 0 (MR0)

The base register, MR0, is used to define various DDR3 SDRAM modes of operation. These definitions include the selection of a burst length, burst type, CAS latency, operating mode, DLL RESET, write recovery, and Precharge power-down mode, as shown in Figure 40.

## **Burst Length**


Burst length is defined by MR0[1: 0]. Read and write accesses to the DDR3 SDRAM are burst-oriented, with the burst length being programmable to 4 (chop mode), 8 (fixed), or selectable using A12 during a READ/ WRITE command (on-the-fly). The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. When MR0[1:0] is set to 01 during a READ/WRITE command, if A12 = 0, then BC4 (chop) mode is selected. If A12 = 1, then BL8 mode is selected. Specific timing diagrams, and turnaround between READ/WRITE, are shown in the READ/WRITE sections of this document.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A[*i*:2] when the burst length is set to 4 and by A[*i*:3] when the burst length is set to 8 (where A*i* is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.



Rev. 1.0

#### Figure 40: Mode Register 0 (MR0) Definitions



Note : 1. MR0[18, 15:13, 7] are reserved for future use and must be programmed to 0.

## Burst Type

Accesses within a given burst may be programmed to either a sequential or an interleaved order. The burst type is selected via MR0[3] (see Figure 40). The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address. DDR3 only supports 4-bit burst chop and 8-bit burst access modes. Full interleave address ordering is supported for READs, while WRITEs are restricted to nibble (BC4) or word (BL8) boundaries.



### Table 67 : Burst Order

Burst Length	READ/ WRITE	Starting Column Address (A[2, 1, 0])	Burst Type = Sequential (Decimal)	Burst Type = Interleaved(Decimal)	Notes
4 chop	READ	000	0, 1, 2, 3, Z, Z, Z, Z	0, 1, 2, 3, Z, Z, Z, Z	1, 2
		001	1, 2, 3, 0, Z, Z, Z, Z	1, 0, 3, 2, Z, Z, Z, Z	1, 2
		010	2, 3, 0, 1, Z, Z, Z, Z	2, 3, 0, 1, Z, Z, Z, Z	1, 2
		011	3, 0, 1, 2, Z, Z, Z, Z	3, 2, 1, 0, Z, Z, Z, Z	1, 2
		100	4, 5, 6, 7, Z, Z, Z, Z	4, 5, 6, 7, Z, Z, Z, Z	1, 2
		101	5, 6, 7, 4, Z, Z, Z, Z	5, 4, 7, 6, Z, Z, Z, Z	1, 2
		110	6, 7, 4, 5, Z, Z, Z, Z	6, 7, 4, 5, Z, Z, Z, Z	1, 2
		111	7, 4, 5, 6, Z, Z, Z, Z	7, 6, 5, 4, Z, Z, Z, Z	1, 2
	WRITE	0 V V	0, 1, 2, 3, X, X, X, X	0, 1, 2, 3, X, X, X, X	1, 3,4
		1 V V	4, 5, 6, 7, X, X, X, X	4, 5, 6, 7, X, X, X, X	1, 3, 4
	READ	000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	1
		001	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6	1
		010	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5	1
		011	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4	1
8		100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3	1
		101	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2	1
		110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1	1
		111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0	1
	WRITE	VVV	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	1, 3

Notes : 1. Internal READ and WRITE operations start at the same point in time for BC4 as they do for BL8.

2. Z = Data and strobe output drivers are in tri-state.

3. V = A valid logic level (0 or 1), but the respective input buffer ignores level-on input pins.

4. X = "Don't Care."

## DLL RESET

DLL RESET is defined by MR0[8] (see Figure 40). Programming MR0[8] to 1 activates the DLL RESET function. MR0[8] is selfclearing, meaning it returns to a value of 0 after the DLL RESET function has been initiated. Anytime the DLL RESET function is initiated, CKE must be HIGH, and the clock held stable for 512 ( $t_{DLLK}$ ) clock cycles before a READ command can be issued. This is to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in invalid output timing specifications, such as  $t_{DQSCK}$  timings.

## Write Recovery

WRITE recovery time is defined by MR0[11:9] (see Figure 40). Write recovery values of 5, 6, 7, 8, 10, or 12 may be used by programming MR0[11:9]. The user is required to program the correct value of write recovery and is calculated by dividing  $t_{WR}$  (ns) by  $t_{CK}$  (ns) and rounding up a noninteger value to the next integer: WR (cycles) = roundup ( $t_{WR}$  [ns]/ $t_{CK}$  [ns]).

## Precharge Power-Down (Precharge PD)

The Precharge PD bit applies only when Precharge power-down mode is being used. When MR0[12] is set to 0, the DLL is off during Precharge power-down providing a lower standby current mode; however, txPDLL must be satisfied when exiting. When MR0[12] is set to 1, the DLL continues to run during Precharge power-down mode to enable a faster exit of Precharge power-down mode; however, tXP must be satisfied when exiting (see Power-Down Mode).

## CAS Latency (CL)

The CL is defined by MR0[6:4], as shown in Figure 40. CAS latency is the delay, in clock cycles, between the internal

Chiplus reserves the right to change product or specification without notice.



Rev. 1.0

READ command and the availability of the first bit of output data. The CL can be set to 5, 6, 7, 8, 9, or 10. DDR3 SDRAM do not support half-clock latencies.

Examples of CL = 6 and CL = 8 are shown below. If an internal READ command is registered at clock edge n, and the CAS latency is m clocks, the data will be available nominally coincident with clock edge n + m. on page through Table 46 indicate the CLs supported at various operating frequencies. Figure 47 : Multipurpose Register (MPR) Block Diagram

Τ1 T2 Τ3 74 Τ5 TB 77 TB Τō CK# CK Command READ NOP NOP NOF NOF NOP NOR NOP NOS AL = 0. CL = 6 DQ8,0Q84 DQ 71 Τ2 T3 74 15 Τē CKE CK NOR NOR NOP ind. READ KINP NOF NIS AL = 0, CL DQ8,0Q84 DQ . 77

#### Figure 41 : READ Latency


Notes: 1. For illustration purposes, only CL = 6 and CL = 8 are shown. Other CL values are possible. 2. Shown with nominal t<sub>DASCK</sub> and nominal t<sub>DSDQ</sub>.

## Mode Register 1 (MR1)

The mode register 1 (MR1) controls additional functions and features not available in the other mode registers:Q OFF (OUTPUT DISABLE), T<sub>DQS</sub> (for the x8 configuration only), DLL ENABLE/DLL DISABLE, RTT,nom value (ODT), WRITE LEVELING, POSTED CAS ADDITIVE latency, and OUTPUT DRIVE STRENGTH. These functions are controlled via the bits shown in Figure 42. The MR1 register is programmed via the MRS command and retains the stored information until it is reprogrammed, until RESET# goes LOW, or until the device loses power. Reprogramming the MR1 register will not alter the contents of the memory array, provided it is performed correctly. The MR1 register must be loaded when all banks are idle, and no bursts are in progress. The controller must satisfy the specified timing parameters t<sub>MRD</sub> and t<sub>MOD</sub> before initiating a subsequent operation.



#### Figure 42 : Mode Register 1 (MR1) Definition



Notes:

1. MR1[16, 13, 10, 8] are reserved for future use and must be programmed to 0.

- 2. During write leveling, if MR1[7] and MR1[12] are 1, then all RTT, nom values are available for use.
- 3. During write leveling, if MR1[7] is a 1, but MR1[12] is a 0, then only RTT, nom write values are available for use.

### **DLL Enable/DLL Disable**

The DLL may be enabled or disabled by programming MR1[0] during the LOAD MODE command, as shown in Figure 42. The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debugging or evaluation. Enabling the DLL should always be followed by resetting the DLL using the appropriate LOAD MODE command.

If the DLL is enabled prior to entering self-refresh mode, the DLL is automatically disabled when entering SELF REFRESH operation and is automatically reenabled and reset upon exit of SELF REFRESH operation. If the DLL is disabled prior to entering self-refresh mode, the DLL remains disabled even upon exit of SELF REFRESH operation until it is reenabled and reset.

The DRAM is not tested to check—nor does Chiplus warrant compliance with—normal mode timings or functionality when the DLL is disabled. An attempt has been made to have the DRAM operate in the normal mode where reasonably possible when the DLL has been disabled; however, by industry standard, a few known exceptions are defined:

• ODT is not allowed to be used

• The output data is no longer edge-aligned to the clock

· CL and CWL can only be six clocks

When the DLL is disabled, timing and functionality can vary from the normal operation specifications when the DLL is enabled(see DLL Disable Mode). Disabling the DLL also implies the need to change the clock frequency (see Input Clock Frequency Change).

### Output Drive Strength

The DDR3 SDRAM uses a programmable impedance output buffer. The drive strength mode register setting is defined by MR1[5, 1]. RZQ/7 ( $34\Omega$  [NOM]) is the primary output driver impedance setting for DDR3 SDRAM devices. To calibrate the output driver impedance, an external precision resistor (RZQ) is connected between the ZQ ball and V<sub>SSQ</sub>. The value of the resistor must be  $240\Omega \pm 1\%$ .

The output impedance is set during initialization. Additional impedance calibration updates do not affect device operation, and all data sheet timings and current specifications are met during an update.

To meet the  $34\Omega$  specification, the output drive strength must be set to  $34\Omega$  during initialization. To obtain a calibrated output driver impedance after power-up, the DDR3 SDRAM needs a calibration command that is part of the initialization and reset procedure.

## OUTPUT ENABLE/DISABLE



# 1Gb DDR3 SDRAM CS6xDT1G6Q5/Q7

Rev. 1.0

The OUTPUT ENABLE function is defined by MR1[12], as shown in Figure 42. When enabled (MR1[12] = 0), all outputs (DQ, DQS, DQS#) function when in the normal mode of operation. When disabled (MR1[12] = 1), all DDR3 SDRAM outputs (DQ and DQS, DQS#) are tri-stated. The output disable feature is intended to be used during IDD characterization of the READ current and during t<sub>DQSS</sub> margining (write leveling) only.

### TDQS Enable

Termination data strobe (T<sub>DQS</sub>) is a feature of the x8 DDR3 SDRAM configuration that provides termination resistance (RTT) and may be useful in some system configurations. T<sub>DQS</sub> is not supported in x4 or x16 configurations. When enabled via the mode register (MR1[11]), the RTT that is applied to DQS and DQS# is also applied to T<sub>DQS</sub> and T<sub>DQS#</sub>. In contrast to the RDQS function of DDR2 SDRAM, DDR3's T<sub>DQS</sub> provides the termination resistance RTT only. The OUTPUT DATA STROBE function of RDQS is not provided by T<sub>DQS</sub>; thus, RON does not apply to T<sub>DQS</sub> and T<sub>DQS#</sub>. The T<sub>DQS</sub> and DM functions share the same ball. When the T<sub>DQS</sub> function is enabled via the mode register, the DM function is not supported. When the T<sub>DQS</sub> function is disabled, the DM function is provided, and the T<sub>DQS#</sub> ball is not used. The T<sub>DQS</sub> function is available in the x8 DDR3 SDRAM configuration only and must be disabled via the mode register for the x4 and x16 configurations.

## **On-Die Termination**

ODT resistance RTT,nom is defined by MR1[9, 6, 2] (see Figure 42). The RTT termination value applies to the DQ, DM, DQS, DQS#, and TDQS, TDQS# balls. DDR3 supports multiple RTT termination values based on RZQ/*n* where *n* can be 2, 4, 6, 8, or

12 and RZQ is 240Ω. Unlike DDR2, DDR3 ODT must be turned off prior to reading data out and must remain off during a READ burst. RTT, nom termination is allowed any time after the DRAM is initialized, calibrated, and not performing read access, or when it is not in self-refresh mode. Additionally, write accesses with dynamic ODT enabled (RTT(WR)) temporarily replaces RTT, nom with RTT(WR). termination. For RTT(EFF) values and calculations (see On-Die Termination (ODT). The ODT feature is designed to improve signal integrity of the memory channel by enabling the DDR3 SDRAM controller to independently turn on/off ODT for any or all devices. The ODT input control pin is used to determine when RTT is

turned on (ODTL on) and off (ODTL off), assuming ODT has been enabled via MR1[9, 6, 2]. Timings for ODT are detailed in On-Die Termination (ODT).

## WRITE LEVELING

The WRITE LEVELING function is enabled by MR1[7], as shown in Figure 42. Write leveling is used (during initialization) to deskew the DQS strobe to clock offset as a result of fly-by topology designs. For better signal integrity, DDR3 SDRAM memory modules adopted fly-by topology for the commands, addresses, control signals, and clocks. The fly-by topology benefits from a reduced number of stubs and their lengths. However, fly-by topology induces flight time skews between the clock and DQS strobe (and DQ) at each DRAM on the DIMM. Controllers will have a difficult time maintaining t<sub>DQSS</sub>, t<sub>DSS</sub>, and t<sub>DSH</sub> specifications without supporting write leveling in systems which use fly-by topology-based modules. Write leveling timing and detailed operation information is provided in Write Leveling


## POSTED CAS ADDITIVE Latency

POSTED CAS ADDITIVE latency (AL) is supported to make the command and data bus efficient for sustainable bandwidths in DDR3 SDRAM. MR1[4, 3] define the value of AL, as shown in Figure 43. MR1[4, 3] enable the user to program the DDR3 SDRAM with AL = 0, CL - 1, or CL - 2. With this feature, the DDR3 SDRAM enables a READ or WRITE command to be issued after the ACTIVATE command for that bank prior to tRCD (MIN). The only restriction is ACTIVATE to READ or WRITE + AL  $\geq$  t<sub>RCD</sub> (MIN) must be satisfied. Assuming t<sub>RCD</sub> (MIN) = CL, a typical application using this feature sets AL=CL-1t<sub>CK</sub>= t<sub>RCD</sub> (MIN)-1 t<sub>CK</sub>. The READ or WRITE command is held for the time of the AL before it is released internally to the DDR3 SDRAM device. READ latency (RL) is controlled by the sum of the AL and CAS latency (CL), RL = AL + CL. WRITE latency (WL) is the sum of CAS WRITE latency and AL, WL = AL + CWL (see Mode Register

2 (MR2). Examples of READ and WRITE latencies are shown in Figure 43 and Figure 45.)




Figure 43 : READ Latency (AL = 5, CL = 6)



## Mode Register 2 (MR2)

The mode register 2 (MR2) controls additional functions and features not available in the other mode registers. These additional functions are CAS WRITE latency (CWL), AUTO SELF REFRESH (ASR), SELF REFRESH TEMPERATURE (SRT), and DYNAMIC ODT (RTT(WR)). These functions are controlled via the bits shown in Figure 44. The MR2 is programmed via the MRS command and will retain the stored information until it is programmed again or until the device loses power. Reprogramming the MR2 register will not alter the contents of the memory array, provided it is performed correctly. The MR2 register must be loaded when all banks are idle, and no data bursts are in progress, and the controller must wait the specified time t<sub>MRD</sub> and t<sub>MOD</sub> before initiating a subsequent operation.



#### Figure 44 : Mode Register 2 (MR2) Definition


Note: 1. MR2[16, 13:11, 8, and 2:0] are reserved for future use and must all be programmed to 0.

## CAS Write Latency (CWL)

CWL is defined by MR2[5:3] and is the delay, in clock cycles, from the releasing of the internal write to the latching of the first data in. CWL must be correctly set to the corresponding operating clock frequency (see Figure 44). The overall WRITE latency (WL) is equal to CWL + AL (Figure 42).



#### Figure 45 : CAS Write Latency



## AUTO SELF REFRESH (ASR)

Mode register MR2[6] is used to disable/enable the ASR function. When ASR is disabled, the self refresh mode's refresh rate is assumed to be at the normal 85°C limit (sometimes referred to as 1x refresh rate). In the disabled mode, ASR requires the user to ensure the DRAM never exceeds a  $T_c$  of 85°C while in self refresh unless the user enables the SRT feature listed below when the  $T_c$  is between 85°C and 95°C. Enabling ASR assumes the DRAM self-refresh rate is changed automatically from 1x to 2x when the case temperature exceeds 85°C. This enables the user to operate the DRAM beyond the standard 85°C limit up to the optional extended temperature range of 95°C while in self refresh mode. The standard self-refresh current test specifies test conditions to normal case temperature (85°C) only, meaning if ASR is enabled, the standard self-refresh current specifications do not apply (see Extended Temperature Usage.

## SELF REFRESH TEMPERATURE (SRT)

Mode register MR2[7] is used to disable/enable the SRT function. When SRT is disabled, the self-refresh mode's refresh rate is assumed to be at the normal 85°C limit (sometimes referred to as 1x refresh rate). In the disabled mode, SRT requires the user to ensure the DRAM never exceeds a TC of 85°C while in self refresh mode unless the user enables ASR. When SRT is enabled, the DRAM self-refresh is changed internally from 1x to 2x, regardless of the case temperature. This enables the user to operate the DRAM beyond the standard 85°C limit up to the optional extended temperature range of 95°C while in self refresh mode. The standard self-refresh current test specifies test conditions to normal case temperature (85°C) only, meaning if SRT is enabled, the standard self-refresh current specifications do not apply (see Extended Temperature Usage).

## SRT vs. ASR

If the normal case temperature limit of 85°C is not exceeded, then neither SRT nor ASR is required, and both can be disabled throughout operation. However, if the extended temperature option of 95°C is needed, the user is required to provide a 2x refresh rate during (manual) refresh and to enable either the SRT or the ASR to ensure self-refresh is performed at the 2x rate. SRT forces the DRAM to switch the internal self-refresh rate from 1x to 2x. Self-refresh is performed at the 2x refresh rate regardless of the case temperature. ASR automatically switches the DRAM's internal self-refresh rate from 1x to 2x. However, while in self refresh mode, ASR enables the refresh rate to automatically adjust between 1x to 2x over the supported temperature range. One other disadvantage with ASR is the DRAM cannot always switch from a 1x to a 2x refresh rate at an exact case temperature of 85°C. Although the DRAM will support data integrity when it switches from a 1x to a 2x refresh rate, it may switch at a lower temperature than 85°C. Since only one mode is necessary, SRT and ASR cannot be enabled at the same time.

## DYNAMIC ODT


The dynamic ODT (RTT(WR)) feature is defined by MR2[10, 9]. Dynamic ODT is enabled when a value is selected. This new DDR3 SDRAM feature enables the ODT termination value to change without issuing an MRS command, essentially changing the ODT termination on-the-fly. With dynamic ODT (RTT(WR)) enabled, the DRAM switches from normal ODT (RTT,nom) to dynamic ODT (RTT(WR)) when beginning a WRITE burst and subsequently switches back to ODT (RTT,nom) at the completion of the WRITE burst. If RTT,nom is disabled, the RTT,nom value will be High-Z. Special timing parameters must be adhered to when dynamic ODT (RTT(WR)) is enabled: ODTLcnw, ODTLcnw4, ODTLcnw8, ODTH4, ODTH8, and t<sub>ADC</sub>. is still permitted. RTT,nom and RTT(WR) can be used independent of one other. Dynamic ODT is not available during write leveling mode, regardless of the state of ODT (RTT,nom). For details on dynamic ODT operation, refer to On-Die Termination (ODT). Enabling ASR assumes the DRAM self-refresh rate is changed automatically from 1x to 2x when the case temperature exceeds 85°C. This enables the user to operate the DRAM beyond the standard 85°C limit up to the optional extended temperature range of 95°C while in self-refresh mode. The standard self-refresh current test specifies test conditions to normal case temperature (85°C) only, meaning if ASR is enabled, the standard self-refresh current specifications do not apply (see Extended Temperature Usage.



## Mode Register 3 (MR3)

The mode register 3 (MR3) controls additional functions and features not available in the other mode registers. Currently defined is the MULTIPURPOSE REGISTER (MPR). This function is controlled via the bits shown in Figure 46. The MR3 is programmed via the LOAD MODE command and retains the stored information until it is programmed programmed again or until the device loses power. Reprogramming the MR3 register will not alter the contents of the memory array, provided it is performed correctly. The MR3 register must be loaded when all banks are idle, and no data bursts are in progress, and the controller must wait the specified time  $t_{MRD}$  and  $t_{MOD}$  before initiating a subsequent operation.

### Figure 46 : Mode Register 3 (MR3) Definition




Note:

- 1. MR3[16 and 13:3] are reserved for future use and must all be programmed to 0.
- 2. When MPR control is set for normal DRAM operation, MR3[1, 0] will be ignored.
- 3. Intended to be used for READ synchronization

## MULTIPURPOSE REGISTER (MPR)

The MULTIPURPOSE REGISTER function is used to output a predefined system timing calibration bit sequence. Bit 2 is the master bit that enables or disables access to the MPR register, and bits 1 and 0 determine which mode the MPR is placed in. The basic concept of the multipurpose register is shown in Figure 47. If MR3[2] is a 0, then the MPR access is disabled, and the DRAM operates in normal mode. However, if MR3[2] is a 1, then the DRAM no longer outputs normal read data but outputs MPR data as defined by MR3[0, 1]. If MR3[0, 1] is equal to 00, then a predefined read pattern for system calibration is selected. To enable the MPR, the MRS command is issued to MR3, and MR3[2] = 1. Prior to issuing the MRS command, all banks must be in the idle state (all banks are Precharged, and tRP is met). When the MPR is enabled, any subsequent READ or RDAP commands are redirected to the multipurpose register. The resulting operation when either a READ or a RDAP command is issued, is defined by MR3[1:0] when the MPR is enabled (see Table 72). When the MPR is enabled, only READ or RDAP commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3[2] = 0). Power-down mode, self-refresh, and any other non-READ/RDAP commands are not allowed during MPR enable mode. The RESET function is supported during MPR enable mode.



Notes : 1. A predefined data pattern can be read out of the MPR with an external READ command.

Chiplus reserves the right to change product or specification without notice.



2. MR3[2] defines whether the data flow comes from the memory core or the MPR. When the data flow is defined, the MPR contents can be read out continuously with a regular READ or RDAP command.

#### Table 68 : MPR Functional Description of MR3 Bits

MR3[2] MPR	MR3[1:0] MPR READ Function	Function
0	"Don't Care"	Normal operation, no MPR transaction All Subsequent READs come from the DRAM memory array All Subsequent WRITEs go to the DRAM memory array
1	A[1:0] (see Table 72)	Enable MPR mode, subsequent READ/RDAP commands defined by bits1 and 2

### MPR Functional Description

The MPR JEDEC definition enables either a prime DQ (DQ0 on a x4 and a x8; on a x16, DQ0 = lower byte and DQ8=upper byte) to output the MPR data with the remaining DQs driven LOW, or for all DQs to output the MPR data. The MPR readout supports fixed READ burst and READ burst chop (MRS and OTF via A12/BC#) with regular READ latencies and AC timings applicable, provided the DLL is locked as required. MPR addressing for a valid MPR read is as follows :

- A[1:0] must be set to 00 as the burst order is fixed per nibble
- A2 selects the burst order:
- BL8, A2 is set to 0, and the burst order is fixed to 0, 1, 2, 3, 4, 5, 6, 7
- For burst chop 4 cases, the burst order is switched on the nibble base along with the following:
  - -A2 = 0; burst order = 0, 1, 2, 3
  - A2 = 1; burst order = 4, 5, 6, 7
- Burst order bit 0 (the first bit) is assigned to LSB, and burst order bit 7 (the last bit) is assigned to MSB
- A[9:3] are a "Don't Care"
- A10 is a "Don't Care"
- A11 is a "Don't Care"
- A12: Selects burst chop mode on-the-fly, if enabled within MR0
- A13 is a "Don't Care"
- BA[2:0] are a "Don't Care"

### MPR Register Address Definitions and Bursting Order

The MPR currently supports a single data format. This data format is a predefined read pattern for system calibration. The predefined pattern is always a repeating 0–1-bit pattern. Examples of the different types of predefined READ pattern bursts are shown in the following figures.


#### Table 69 : MPR Readouts and Burst Order Bit Mapping

MR3[2]		MR3[1:0]	Function	Burst Length	Read A[2:0]	Burst Order and Data Pattern
1		00	READ predefined pattern for system calibration	BL8	000	Burst order: 0, 1, 2, 3, 4, 5, 6, 7 Predefined pattern: 0, 1, 0, 1, 0, 1, 0, 1
				BC4	000	Burst order: 0, 1, 2, 3 Predefined pattern: 0, 1, 0, 1
			BC4	100	Burst order: 4, 5, 6, 7 Predefined pattern: 0, 1, 0, 1	
1		01	RFU	N/A	N/A	N/A
				N/A	N/A	N/A
			N/A	N/A	N/A	
1		10	RFU	N/A	N/A	N/A
				N/A	N/A	N/A
				N/A	N/A	N/A
1		11	RFU	N/A	N/A	N/A
				N/A	N/A	N/A
				N/A	N/A	N/A

Note: 1. Burst order bit 0 is assigned to LSB and burst order bit 7 is assigned to MSB of the selected MPR agent. MR3[2] MR3[1:0] Function Burst








Notes:

1. READ with BL8 either by MRS or OTF.

2. Memory controller must drive 0 on A[2:0].

109






#### Figure 49 : MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout

Notes:

- 3. READ with BL8 either by MRS or OTF.
- 4. Memory controller must drive 0 on A[2:0].






### Figure 50 : MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble

#### Notes:

- 5. READ with BC4 either by MRS or OTF.
- 6. Memory controller must drive 0 on A[1:0].
- 7. A2 = 0 selects lower 4 nibble bits  $0 \dots 3$ .
- 8. A2 = 1 selects upper 4 nibble bits 4 . . . 7.





### Figure 51 : MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble

#### Notes:

- 9. READ with BC4 either by MRS or OTF.
- 10. Memory controller must drive 0 on A[1:0].
- 11. A2 = 1 selects upper 4 nibble bits  $4 \dots 7$ .
- 12. A2 = 0 selects lower 4 nibble bits  $0 \dots 3$ .



Rev. 1.0

## MPR Read Predefined Pattern

The predetermined read calibration pattern is a fixed pattern of 0, 1, 0, 1, 0, 1, 0, 1. The following is an example of using the read out predetermined read calibration pattern. The example is to perform multiple reads from the multipurpose register to do system level read timing calibration based on the predetermined and standardized pattern.

The following protocol outlines the steps used to perform the read calibration :

- 1. Precharge all banks
- 2. After tRP is satisfied, set MRS, MR3[2] = 1 and MR3[1:0] = 00. This redirects all subsequent reads and loads the predefined pattern into the MPR. As soon as tMRD and tMOD are satisfied, the MPR is available
- 3. Data WRITE operations are not allowed until the MPR returns to the normal DRAM state
- 4. Issue a read with burst order information (all other address pins are "Don't Care"):
- A[1:0] = 00 (data burst order is fixed starting at nibble)
- A2 = 0 (for BL8, burst order is fixed as 0, 1, 2, 3, 4, 5, 6, 7)
- A12 = 1 (use BL8)
- 5. After RL = AL + CL, the DRAM bursts out the predefined read calibration pattern (0, 1, 0, 1, 0, 1, 0, 1)
- 6. The memory controller repeats the calibration reads until read data capture at memory controller is optimized 7. After the last MPR READ burst and after tMPRR has been satisfied, issue MRS, MR3[2] = 0, and MR3[1:0] = "Don't Care" to the normal DRAM state. All subsequent read and write accesses will be regular reads and writes from/to the DRAM array
- 8. When tMRD and t<sub>MOD</sub> are satisfied from the last MRS, the regular DRAM commands (such as activate a memory bank for regular read or write access) are permitted

## **MODE REGISTER SET (MRS) Command**

The mode registers are loaded via inputs BA[2:0], A[13:0]. BA[2:0] determine which mode register is programmed:

- BA2 = 0, BA1 = 0, BA0 = 0 for MR0
- BA2 = 0, BA1 = 0, BA0 = 1 for MR1
- BA2 = 0, BA1 = 1, BA0 = 0 for MR2
- BA2 = 0, BA1 = 1, BA0 = 1 for MR3

The MRS command can only be issued (or re-issued) when all banks are idle and in the Precharged state ( $t_{RP}$  is satisfied and no data bursts are in progress). The controller must wait the specified time  $t_{MRD}$  before initiating a subsequent operation such as an ACTIVATE command (see Figure 38). There is also a restriction after issuing an MRS command with regard to when the updated functions become available. This parameter is specified by  $t_{MOD}$ . Both tMRD and  $t_{MOD}$  parameters are shown in Figure 38 and Figure 39. Violating either of these requirements will result in unspecified operation.



## **ZQ CALIBRATION Operation**


The ZQ CALIBRATION command is used to calibrate the DRAM output drivers (RON) and ODT values (RTT) over process, voltage, and temperature, provided a dedicated  $240\Omega$  (±1%) external resistor is connected from the DRAM's ZQ ball to VSSQ.

DDR3 SDRAM require a longer time to calibrate RON and ODT at power-up initialization and self-refresh exit, and a relatively shorter time to perform periodic calibrations. DDR3 SDRAM defines two ZQ CALIBRATION commands : ZQCL and ZQCS. An example of ZQ calibration timing is shown below.

All banks must be Precharged and tRP must be met before ZQCL or ZQCS commands can be issued to the DRAM. No other activities (other than issuing another ZQCL or ZQCS command) can be performed on the DRAM channel by the controller for the duration of tzQinit or tzQoper. The quiet time on the DRAM channel helps accurately calibrate RON and ODT. After DRAM calibration is achieved, the DRAM should disable the ZQ ball's current consumption path to reduce power.

ZQ CALIBRATION commands can be issued in parallel to DLL RESET and locking time. Upon self-refresh exit, an explicit ZQCL is required if ZQ calibration is desired.

In dual-rank systems that share the ZQ resistor between devices, the controller must not enable overlap of tzQinit, tzQoper, or tZQCS between ranks.



### Figure 52 : ZQ CALIBRATION Timing (ZQCL and ZQCS)


- Notes: 1. CKE must be continuously registered HIGH during the calibration procedure.
  - 2. ODT must be disabled via the ODT signal or the MRS during the calibration procedure.
  - 3. All devices connected to the DQ bus should be High-Z during calibration.



Rev. 1.0

## **ACTIVATE Operation**

Before any READ or WRITE commands can be issued to a bank within the DRAM, a row in that bank must be opened (activated). This is accomplished via the ACTIVATE command, which selects both the bank and the row to be activated. After a row is opened with an ACTIVATE command, a READ or WRITE command may be issued to that row, subject to the tRCD specification. However, if the additive latency is programmed correctly, a READ or WRITE command may be issued prior to tRCD (MIN). In this operation, the DRAM enables a READ or WRITE command to be issued after the ACTIVATE command for that bank, but prior to tRCD (MIN) with the require- ment that (ACTIVATE-to-READ/WRITE) + AL ≥ tRCD (MIN) (see Posted CAS Additive Latency). tRCD (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVATE command on which a READ or WRITE command can be entered. The same procedure is used to convert other specification limits from time units to clock cycles. When at least one bank is open, any READ-to-READ command delay or WRITE-to-WRITE command delay is restricted to tCCD (MIN). A subsequent ACTIVATE command to a different row in the same bank can only be issued after the previous active row has been closed (Precharged). The minimum time interval between successive ACTIVATE commands to the same bank is defined by tRC. A subsequent ACTIVATE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVATE commands to different banks is defined by tRRD. No more than four bank ACTIVATE commands may be issued in a given tFAW (MIN) period, and the tRRD (MIN) restriction still applies. The tFAW (MIN) parameter applies, regardless of the number of banks already opened or closed.




### Figure 53 : Example: Meeting tRRD (MIN) and tRCD (MIN)



## **READ Operation**

READ bursts are initiated with a READ command. The starting column and bank addresses are provided with the READ command and auto Precharge is either enabled or disabled for that burst access. If auto Precharge is enabled, the row being accessed is automatically Precharged at the completion of the burst. If auto Precharge is disabled, the row will be left open after the completion of the burst.

During READ bursts, the valid data-out element from the starting column address is available READ latency (RL) clocks later. RL is defined as the sum of posted CAS additive latency (AL) and CAS latency (CL) (RL = AL + CL). The value of AL and CL is programmable in the mode register via the MRS command. Each subsequent data-out element is valid nominally at the next positive or negative clock edge (that is, at the next crossing of CK and CK#). Figure 55 shows an example of RL based on a CL setting of 8 and an AL setting of 0.



### Figure 55 : READ Latency

Notes : 1. DO n = data-out from column n.

2. Subsequent elements of data-out appear in the programmed order following DO n.



DQS, DQS# is driven by the DRAM along with the output data. The initial LOW state on DQS and HIGH state on DQS# is known as the READ preamble ( $t_{RPRE}$ ). The LOW state on DQS and the HIGH state on DQS#, coincident with the last data-out element, is known as the READ postamble ( $t_{RPST}$ ). Upon completion of a burst, assuming no other commands have been initiated, the DQ goes High-Z. A detailed explanation of  $t_{DQSCK}$  (valid data-out skew),  $t_{QH}$  (data-out window hold), and the valid data window are depicted in Figure 66. A detailed explanation of  $t_{DQSCK}$  (DQS transition skew to CK) is also depicted in Figure 66.

Data from any READ burst may be concatenated with data from a subsequent READ command to provide a continuous flow of data. The first data element from the new burst follows the last element of a completed burst. The new READ command should be issued t<sub>CCD</sub> cycles after the first READ command. This is shown for BL8 in Figure 56. If BC4 is enabled, t<sub>CCD</sub> must still be met, which will cause a gap in the data output, as shown in Figure 57. Nonconsecutive READ data is reflected in Figure 58. DDR3 SDRAM does not allow interrupting or truncating any READ burst.


Data from any READ burst must be completed before a subsequent WRITE burst is allowed. An example of a READ burst followed by a WRITE burst for BL8 is shown in Figure 59 (BC4 is shown in Figure 60. To ensure the READ data is completed before the WRITE data is on the bus, the minimum READ-to-WRITE timing is RL+tCCD-WL+2tCK.

A READ burst may be followed by a PRECHARGE command to the same bank, provided auto Precharge is not activated. The minimum READ-to-PRECHARGE command spacing to the same bank is four clocks and must also satisfy a minimum analog time from the READ command. This time is called tRTP (READ-to-RECHARGE). tRTP starts AL cycles later than the READ command. Examples for BL8 are shown in Figure 61 and BC4 in Figure 62. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until tRP is met. The PRECHARGE command followed by another PRECHARGE command to the same bank is allowed. However, the Precharge period will be determined by the last PRECHARGE command issued to the bank.

If A10 is HIGH when a READ command is issued, the READ with auto Precharge function is engaged. The DRAM starts an auto Precharge operation on the rising edge, which is  $AL + t_{RTP}$  cycles after the READ command. DRAM support a  $t_{RAS}$  lockout feature (see Figure 64). If  $t_{RAS}$  (MIN) is not satisfied at the edge, the starting point of the auto Precharge operation will be delayed until  $t_{RAS}$  (MIN) is satisfied. If  $t_{RTP}$  (MIN) is not satisfied at the edge, the starting point of the auto Precharge operation is delayed until  $t_{RTP}$  (MIN) is satisfied. In case the internal Precharge is pushed out by tRTP,  $t_{RP}$  starts at the point at which the internal Precharge happens (not at the next rising clock edge after this event). The time from READ with auto Precharge to the next ACTIVATE command to the same bank is  $AL + (t_{RTP} + t_{RP})^*$ , where \* means rounded up to the next integer. In any event, internal Precharge does not start earlier than four clocks after the last 8*n*-bit prefetch.



#### Figure 56 : Consecutive READ Bursts (BL8)




Transitioning Data 🔝 Don't Care

Notes : 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ command at T0 and T4.

- 3. DO n (or b) = data-out from column n (or column b).
- 4. BL8, RL = 5 (CL = 5, AL = 0).



#### Figure 57 : Consecutive READ Bursts (BC4)


Notes : 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. The BC4 setting is activated by either MR0[1:0] = 10 or MR0[1:0] = 01 and A12 = 0 during READ command at T0 and T4.

- 3. DO n (or b) = data-out from column n (or column b).
- 4. BC4, RL = 5 (CL = 5, AL = 0).




#### Figure 58 : Nonconsecutive READ Bursts



Notes : 1. AL = 0, RL = 8.

- 2. DO n (or b) = data-out from column n (or column b).
- 3. Seven subsequent elements of data-out appear in the programmed order following DO n.
- 4. Seven subsequent elements of data-out appear in the programmed order following DO b.



#### Figure 59 : READ (BL8) to WRITE (BL8)


Notes : 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the READ command at T0, and the WRITE command at T6.

- 3. DO n = data-out from column, DI b = data-in for column b.
- 4. BL8, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).



#### Figure 60 : READ (BC4) to WRITE (BC4) OTF




Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. The BC4 OTF setting is activated by MR0[1:0] and A12 = 0 during READ command at T0 and WRITE command at T4.

3. DO n = data-out from column n; DI n = data-in from column b.

4. BC4, RL = 5 (AL - 0, CL = 5), WL = 5 (AL = 0, CWL = 5).

#### Figure 61 : READ to PRECHARGE (BL8)




Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. The BC4 OTF setting is activated by MR0[1:0] and A12 = 0 during READ command at T0 and WRITE command at T4.


- 3. DO n = data-out from column n; DI n = data-in from column b.
- 4. BC4, RL = 5 (AL 0, CL = 5), WL = 5 (AL = 0, CWL = 5).



### Figure 62 : READ to PRECHARGE (BC4)



#### Figure 63 : READ to PRECHARGE (AL = 5, CL = 6)



Transitioning Data Don't Care




Figure 64 : READ with Auto Precharge (AL = 4, CL = 6)

Indicates break Transitioning Data Don't Care

# 1Gb DDR3 SDRAM



# CS6xDT1G6Q5/Q7


DQS to DQ output timing is shown in Figure 65. The DQ transitions between valid data outputs must be within  $t_{DQSQ}$  of the crossing point of DQS, DQS#. DQS must also maintain a minimum HIGH and LOW time of  $t_{QSH}$  and  $t_{QSL}$ . Prior to the READ preamble, the DQ balls will either be floating or terminated, depending on the status of the ODT signal.


Figure 66 shows the strobe-to-clock timing during a READ. The crossing point DQS, DQS# must transition within±t<sub>DQSCK</sub> of the clock crossing point. The data out has no timing relationship to CK, only to DQS, as shown in Figure 66.

Figure 66 also shows the READ preamble and postamble. Typically, both DQS and DQS# are High-Z to save power ( $V_{DDQ}$ ). Prior to data output from the DRAM, DQS is driven LOW and DQS# is HIGH for tRPRE. This is known as the READ preamble.

The READ postamble,  $t_{RPST}$ , is one half clock from the last DQS, DQS# transition. During the READ postamble, DQS is driven LOW and DQS# is HIGH. When complete, the DQ is disabled or continues terminating, depending on the state of the ODT signal. On page demonstrates how to measure  $t_{RPST}$ .







Don't Care

Notes : 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. The BL8 setting is activated by either MR0[1, 0] = 0, 0 or MR0[0, 1] = 0, 1 and A12 = 1 during READ command at T0.

3. DO n = data-out from column n.

4. BL8, RL = 5 (AL = 0, CL = 5).

5. Output timings are referenced to  $V_{\text{DDQ}}/2$  and DLL on and locked.

6. t<sub>DQSQ</sub> defines the skew between DQS, DQS# to data and does not define DQS, DQS# to CK.

7. Early data transitions may not always happen at the same DQ. Data transitions of a DQ can be early or late within a burst.


# 1Gb DDR3 SDRAM



# CS6xDT1G6Q5/Q7

t<sub>HZ</sub> and t<sub>LZ</sub> transitions occur in the same access time as valid data transitions. These parameters are referen- ced to a specific voltage level that specifies when the device output is no longer driving t<sub>HZDQS</sub> and t<sub>HZDQ</sub>, or begins driving t<sub>LZDQS</sub>, t<sub>LZDQ</sub>. Figure 67 shows a method of calculating the point when the device is no longer driving t<sub>HZDQS</sub> and t<sub>HZDQ</sub>, or begins driving t<sub>LZDQS</sub>, t<sub>LZDQ</sub>, by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters t<sub>LZDQS</sub>, t<sub>LZDQ</sub>, t<sub>HZDQ</sub>, and t<sub>HZDQ</sub> are defined as single-ended.


#### Figure 66 : Data Strobe Timing – READs






# CS6xDT1G6Q5/Q7

#### Figure 67 : Method for Calculating tLz and tHz



- Notes : 1. Within a burst, the rising strobe edge is not necessarily fixed at t<sub>DQSCK</sub> (MIN) or t<sub>DQSCK</sub> (MAX). Instead, the rising strobe edge can vary between t<sub>DQSCK</sub> (MIN) and t<sub>DQSCK</sub> (MAX).
  - 2. The DQS HIGH pulse width is defined by t<sub>QSH</sub>, and the DQS LOW pulse width is defined by t<sub>QSL</sub>. Likewise, t<sub>LZDQS</sub> (MIN) and t<sub>HZDQS</sub> (MIN) are not tied to t<sub>DQSCK</sub> (MIN) (early strobe case), and t<sub>LZDQS</sub> (MAX) and t<sub>HZDQS</sub> (MAX) (late strobe case); however, they tend to track one another.
  - 3. The minimum pulse width of the READ preamble is defined by tRPRE (MIN). The minimum pulse width of the READ postamble is defined by t<sub>RPST</sub> (MIN).

#### Figure 68 : tRPRE Timing






# 1Gb DDR3 SDRAM

# CS6xDT1G6Q5/Q7

### Figure 69 : tRPST Timing





# CS6xDT1G6Q5/Q7

## **WRITE Operation**

WRITE bursts are initiated with a WRITE command. The starting column and bank addresses are provided with the WRITE command, and auto Precharge is either enabled or disabled for that access. If auto Precharge is selected, the row being accessed is Precharged at the end of the WRITE burst. If auto Precharge is not selected, the row will remain open for subsequent accesses. After a WRITE command has been issued, the WRITE burst may not be interrupted. For the generic WRITE commands used in Figure 72 through Figure 80, auto Precharge is disabled.

During WRITE bursts, the first valid data-in element is registered on a rising edge of DQS following the WRITE latency (WL) clocks later and subsequent data elements will be registered on successive edges of DQS. WRITE latency (WL) is defined as the sum of posted CAS additive latency (AL) and CAS WRITE latency (CWL): WL=AL+CWL. The values of AL and CWL are programmed in the MR0 and MR2 registers, respectively. Prior to the first valid DQS edge, a full cycle is needed (including a dummy crossover of DQS(#)) and specified as the WRITE preamble shown in Figure 72. The half cycle on DQS following the last data-in element is known as the WRITE postamble.

The time between the WRITE command and the first valid edge of DQS is WL clocks  $\pm t_{DQSS}$ . Figure 73 through Figure 80 show the nominal case where  $t_{DQSS}$  = 0ns; however, Figure 72 includes  $t_{DQSS}$  (MIN) and  $t_{DQSS}$  (MAX) cases.

Data may be masked from completing a WRITE using data mask. The data mask occurs on the DM ball aligned to the WRITE data. If DM is LOW, the WRITE completes normally. If DM is HIGH, that bit of data is masked.

Upon completion of a burst, assuming no other commands have been initiated, the DQ will remain High-Z, and any additional input data will be ignored.

Data for any WRITE burst may be concatenated with a subsequent WRITE command to provide a continuous flow of input data. The new WRITE command can be t<sub>CCD</sub> clocks following the previous WRITE command. The first data element from the new burst is applied after the last element of a completed burst. Figure 73 and Figure 74 show concatenated bursts. An example of nonconsecutive WRITEs is shown in Figure 75.

Data for any WRITE burst may be followed by a subsequent READ command after tWTR has been met (see Figure 76, Figure 77, and Figure 78).

Data for any WRITE burst may be followed by a subsequent PRECHARGE command, providing tWR has been met, as shown in Figure 79 and Figure 80.


Both tWTR and tWR starting time may vary, depending on the mode register settings (fixed BC4, BL8 versus OTF).




# **1Gb DDR3 SDRAM**

# CS6xDT1G6Q5/Q7

### Figure 70 : tWPRE Timing



#### Figure 71 : tWPST Timing






# 1Gb DDR3 SDRAM

# CS6xDT1G6Q5/Q7

#### Figure 72 : WRITE Burst




Notes : 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the WRITE command at T0.

- 3. DI n = data-in for column n.
- 4. BL8, WL = 5 (AL = 0, CWL = 5).
- 5.  $t_{\text{DQSS}}$  must be met at each rising clock edge.
- 6. t<sub>WPST</sub> is usually depicted as ending at the crossing of DQS, DQS#; however, t<sub>WPST</sub> actually ends when DQS no longer drives LOW and DQS# no longer drives HIGH.




#### Figure 73 : Consecutive WRITE (BL8) to WRITE (BL8)



- Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
  - 2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the WRITE commands at T0 and T4.
  - 3. DI n (or b) = data-in for column n (or column b).
  - 4. BL8, WL = 5 (AL = 0, CWL = 5).

#### Figure 74 : Consecutive WRITE (BC4) to WRITE (BC4) via OTF



Notes:1. NOP commands are shown for ease of illustration; other commands may be valid at these times.


2. BC4, WL = 5 (AL = 0, CWL = 5).

3. DI n (or b) = data-in for column n (or column b).

- 4. The BC4 setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0 and T4.
- 5. If set via MRS (fixed)  ${}^t\!_{WR}$  and  ${}^t\!_{WTR}$  would start T11 (2 cycles earlier).




#### Figure 75 : Nonconsecutive WRITE to WRITE



Transitioning Data Don't Care

Notes: 1. DI n (or b) = data-in for column n (or column b).

- 2. Seven subsequent elements of data-in are applied in the programmed order following DO n.
- 3. Each WRITE command may be to any bank.
- 4. Shown for WL = 7 (CWL = 7, AL = 0).



#### Figure 76 : Nonconsecutive WRITE to WRITE

Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. twrr controls the WRITE-to-READ delay to the same device and starts with the first rising clock edge after the last write data shown at T9.


3. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and MR0[12] = 1 during the WRITE command at T0. The READ command at Ta0 can be either BC4 or BL8, depending on MR0[1:0] and the A12 status at Ta0.

4. DI n = data-in for column n.

5. RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).



#### Figure 77 : WRITE to READ (BC4 Mode Register Setting)



Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. twrr controls the WRITE-to-READ delay to the same device and starts with the first rising clock edge after the last write data shown at T7.


3. The fixed BC4 setting is activated by MR0[1:0] = 10 during the WRITE command at T0 and the READ command at Ta0.

4. DI n = data-in for column n.

5. BC4 (fixed), WL = 5 (AL = 0, CWL = 5), RL = 5 (AL = 0, CL = 5).



#### Figure 78 : WRITE (BC4 OTF) to READ (BC4 OTF)



Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. twTR controls the WRITE-to-READ delay to the same device and starts after tBL.


3. The BC4 OTF setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0 and the READ command at Tn.

4. DI n = data-in for column n.

5. BC4, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).




### Figure 79 : WRITE (BL8) to PRECHARGE



#### Notes: 1. DI n = data-in from column n.


- 2. Seven subsequent elements of data-in are applied in the programmed order following DO n.
- 3. Shown for WL = 7 (AL = 0, CWL = 7).



Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

- 2. The write recovery time (tWR) is referenced from the first rising clock edge after the last write data is shown at T7. tWR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.
- 3. The fixed BC4 setting is activated by MR0[1:0] = 10 during the WRITE command at T0.
- 4. DI n = data-in for column n.
- 5. BC4 (fixed), WL = 5, RL = 5.

### Figure 81 : WRITE (BC4 OTF) to PRECHARGE



Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

- 2. The write recovery time (t<sub>WR</sub>) is referenced from the rising clock edge at T9. t<sub>WR</sub> specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.
- 3. The BC4 setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0.
- 4. DI n = data-in for column n.
- 5. BC4 (OTF), WL = 5, RL = 5.

# **DQ Input Timing**

Figure 72 shows the strobe-to-clock timing during a WRITE burst. DQS, DQS# must transition within 0.25tCK of the clock transitions, as limited by tDQSS. All data and data mask setup and hold timings are measured relative to the DQS, DQS# crossing, not the clock crossing.

The WRITE preamble and postamble are also shown in Figure 72. One clock prior to data input to the DRAM, DQS must be HIGH and DQS# must be LOW. Then for a half clock, DQS is driven LOW (DQS# is driven HIGH) during the WRITE preamble, tWPRE. Likewise, DQS must be kept LOW by the controller after the last data is written to the DRAM during the WRITE postamble, twpst.

Data setup and hold times are also shown in Figure 72. All setup and hold times are measured from the crossing points of DQS and DQS#. These setups and hold values pertain to data input and data mask input.

Additionally, the half period of the data input strobe is specified by tDQSH and tDQSL.

# DQS, DQS#

## Figure 82 : Data Input Timing



# **PRECHARGE** Operation

Input A10 determines whether one bank or all banks are to be Precharged and, in the case where only one bank is to be Precharged, inputs BA[2:0] select the bank.

When all banks are to be Precharged, inputs BA[2:0] are treated as "Don't Care." After a bank is Precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued.

# **SELF REFRESH Operation**

The SELF REFRESH operation is initiated like a REFRESH command except CKE is LOW. The DLL is automatically disabled upon entering SELF REFRESH and is automatically enabled and reset upon exiting SELFREFRESH.

All power supply inputs (including  $V_{REF}CA$  and  $V_{REF}DQ$ ) must be maintained at valid levels upon entry/exit and during self-refresh mode operation.  $V_{REF}DQ$  may float or not drive  $V_{DDQ}/2$  while in self-refresh mode under certain conditions :

Vss < VREFDQ < VDD is maintained.

V<sub>REF</sub>DQ is valid and stable prior to CKE going back HIGH.

The first WRITE operation may not occur earlier than 512 clocks after VREFDQ is valid.

All other self-refresh mode exit timing requirements are met.


The DRAM must be idle with all banks in the Precharge state ( $t_{RP}$  is satisfied and no bursts are in progress) before a self-refresh entry command can be issued. ODT must also be turned off before self-refresh entry by registering the ODT ball LOW prior to the self-refresh entry command (see On-Die Termination (ODT) for timing requirements). If RTT,nom and RTT(WR) are disabled in the mode registers, ODT can be a "Don't Care." After the self-refresh entry command is registered, CKE must be held LOW to keep the DRAM in self-refresh mode.

After the DRAM has entered self-refresh mode, all external control signals, except CKE and RESET#, are "Don't Care." The DRAM initiates a minimum of one REFRESH command internally within the t<sub>CKE</sub> period when it enters self-refresh mode.

The requirements for entering and exiting self-refresh mode depend on the state of the clock during self-refresh mode. First and foremost, the clock must be stable (meeting t<sub>CK</sub> specifications) when self-refresh mode is entered. If the clock remains stable and the frequency is not altered while in self-refresh mode, then the DRAM is allowed to exit self-refresh mode after t<sub>CKESR</sub> is satisfied (CKE is allowed to transition HIGH t<sub>CKESR</sub> later than when CKE was registered LOW). Since the clock remains stable in self-refresh mode (no frequency change), t<sub>CKSRE</sub> and t<sub>CKSRX</sub> are not required. However, if the clock is altered during self-refresh mode (if it is turned-off or its frequency changes), then t<sub>CKSRE</sub> and t<sub>CKSRX</sub> must be satisfied. When entering self-refresh mode, t<sub>CKSRE</sub> must be satisfied prior to altering the clock's frequency. Prior to exiting self-refresh mode, t<sub>CKSRX</sub> must be satisfied prior to registering CKE HIGH.

When CKE is HIGH during self-refresh exit, NOP or DES must be issued for txs time. txs is required for the completion of any internal refresh already in progress and must be satisfied before a valid command not requiring a locked DLL can be issued to the device. txs is also the earliest time self-refresh re-entry may occur. Before a command requiring a locked DLL can be applied, a ZQCL command must be issued, tzqoper timing must be met, and txsplL must be satisfied. ODT must be off during txsplL.





#### Figure 83 : Self-Refresh Entry/Exit Timing

- Notes: 1. The clock must be valid and stable, meeting tck specifications at least tcksre after entering self-refresh mode, and at least tcksrx prior to exiting self-refresh mode, if the clock is stopped or altered between states Ta0 and Tb0. If the clock remains valid and unchanged from entry and during self-refresh mode, then tcksre and tcksrx do not apply; however, tckesr must be satisfied prior to exiting at SRX.
  - 2. ODT must be disabled and RTT off prior to entering self-refresh at state T1. If both RTT,nom and RTT(WR) are disabled in the mode registers, ODT can be a "Don't Care."
  - 3. Self-refresh entry (SRE) is synchronous via a REFRESH command with CKE LOW.
  - 4. A NOP or DES command is required at T2 after the SRE command is issued prior to the inputs becoming "Don't Care."
  - 5. NOP or DES commands are required prior to exiting self-refresh mode until state Te0.
  - 6. txs is required before any commands not requiring a locked DLL.
  - 7. t<sub>XSDLL</sub> is required before any commands requiring a locked DLL.
  - 8. The device must be in the all banks idle state prior to entering self-refresh mode. For example, all banks must be Precharged, tRP must be met, and no data bursts can be in progress.
  - 9. Self-refresh exit is asynchronous; however, txs and txsDLL timings start at the first rising clock edge where CKE HIGH satisfies t<sub>ISXR</sub> at Tc1. t<sub>CKSRX</sub> timing is also measured so that t<sub>ISXR</sub> is satisfied at Tc1.



# **Extended Temperature Usage**

Chiplus' DDR3 SDRAM support the optional extended case temperature (T<sub>c</sub>) range of 0°C to 95°C. Thus, the SRT and ASR options must be used at a minimum.

The extended temperature range DRAM must be refreshed externally at 2x (double refresh) anytime the case temperature is above 85°C (and does not exceed 95°C). The external refresh requirement is accomplished by reducing the refresh period from 64ms to 32ms. However, self-refresh mode requires either ASR or SRT to support the extended temperature. Thus, either ASR or SRT must be enabled when T<sub>c</sub> is above 85°C or self-refresh cannot be used until T<sub>c</sub> is at or below 85°C. Table 73 summarizes the two extended temperature options and Table 74 summarizes how the two extended temperature options relate to one another.

Field	eld MR2 Bits Description							
	Self-Refresh Temperature (SRT)							
SRT       7       If ASR is disabled (MR2[6] = 0), SRT must be programmed to indicate TOPER during self-refresh:         *MR2[7] = 0: Normal operating temperature range (0°C to 85°C)         *MR2[7] = 1: Extended operating temperature range (0°C to 95°C)         If ASR is enabled (MR2[7] = 1), SRT must be set to 0, even if the extended temperature range is supported         *MR2[7] = 0: SRT is disabled								
	•	Auto Self-Refresh (ASR)						
ASR 6 When ASR is enabled, the DRAM automatically provides SELF REFRESH power management function (refresh rate for all supported operating temperature values) MR2[6] = 1: ASR is enabled (M7 must = 0) When ASR is not enabled, the SRT bit must be programmed to indicate TOPER during SELF REFRES operation MR2[6] = 0: ASR is disabled; must use manual self-refresh temperature (SRT)								

#### Table 71 : Self Refresh Mode Summary

MR2[6] (ASR)	MR2[7] (SRT)	NELE REFRENH ()noration	Permitted Operating Temperature Range for Self-Refresh Mode
0	0	Self-refresh mode is supported in the normal temperature range	Normal (0°C to 85°C)
0	1	Self-refresh mode is supported in normal and extended temperature ranges; When SRT is enabled, it increases self-refresh power consumption	Normal and extended (0°C to 95°C)
1	0	Self-refresh mode is supported in normal and extended temperature ranges; Self refresh power consumption may be tempera- ture-dependent	Normal and extended (0°C to 95°C)
1	1	Illegal	



# **Power-Down Mode**

Power-down is synchronously entered when CKE is registered LOW coincident with a NOP or DES command. CKE is not allowed to go LOW while an MRS, MPR, ZQCAL, READ, or WRITE operation is in progress. CKE is allowed to go LOW while any of the other legal operations (such as ROW ACTIVATION, PRECHARGE, auto Precharge, or REFRESH) are in progress. However, the power-down IDD specifications are not applicable until such operations have completed. Depending on the previous DRAM state and the command issued prior to CKE going LOW, certain timing constraints must be satisfied (as noted in Table 75). Timing diagrams detailing the different power-down mode entry and exits are shown in Figure 84 through Figure 93.

DRAM Status	Last Command Prior to CKE LOW1	Parameter (Min)	Parameter Value	Figure
Idle or active	ACTIVATE	tACTPDEN	1tCK	91
Idle or active	PRECHARGE	tPRPDEN	1tCK	92
Active	READ or READAP	tRDPDEN	RL + 4tCK + 1tCK	87
Active	WRITE: BL8OTF, BL8MRS, BC4OTF		WL + 4tCK + tWR/tCK	88
Active	WRITE: BC4MRS	tWRPDEN	WL + 2tCK + tWR/tCK	88
Active	WRITEAP: BL8OTF, BL8MRS, BC4OTF	tWRAPDEN	WL + 4tCK + WR + 1tCK	89
Active	WRITEAP: BC4MRS	IWRAPDEN	WL + 2tCK + WR + 1tCK	89
Idle	REFRESH	tREFPDEN	1tCK	90
Power-down	REFRESH	tXPDLL	Greater of 10tCK or 24ns	94
Idle	MODE REGISTER SET	tMRSPDEN	tMOD	93

#### Table 72 : Command to Power-Down Entry Parameters

Note : 1. If slow-exit mode Precharge power-down is enabled and entered, ODT becomes asynchronous tANPD prior to CKE going LOW and remains asynchronous until t<sub>ANPD</sub> + t<sub>XPDLL</sub> after CKE goes HIGH.

Entering power-down disables the input and output buffers, excluding CK, CK#, ODT, CKE, and RESET#. NOP or DES commands are required until tcPDED has been satisfied, at which time all specified input/output buffers are disabled. The DLL should be in a locked state when power-down is entered for the fastest power- down exit timing. If the DLL is not locked during power-down entry, the DLL must be reset after exiting power- down mode for proper READ operation as well as synchronous ODT operation.

During power-down entry, if any bank remains open after all in-progress commands are complete, the DRAM will be in active power-down mode. If all banks are closed after all in-progress commands are complete, the DRAM will be in Precharge power-down mode. Precharge power-down mode must be programmed to exit with either a slow exit mode or a fast exit mode. When entering Precharge power-down mode, the DLL is turned off in slow exit mode or kept on in fast exit mode.

The DLL also remains on when entering active power-down. ODT has special timing constraints when slow exit mode Precharge power-down is enabled and entered. Refer to Asynchronous ODT Mode for detailed ODT usage requirements in slow exit mode Precharge power-down. A summary of the two power-down modes is listed in Table 76.



While in either power-down state, CKE is held LOW, RESET# is held HIGH, and a stable clock signal must be maintained. ODT must be in a valid state but all other input signals are "Don't Care." If RESET# goes LOW during power-down, the DRAM will switch out of power-down mode and go into the reset state. After CKE is registered LOW, CKE must remain LOW until t<sub>PD</sub> (MIN) has been satisfied. The maximum time allowed for power down duration is t<sub>PD</sub> (MAX) (9 × tREFI).

The power-down states are synchronously exited when CKE is registered HIGH (with a required NOP or DES command). CKE must be maintained HIGH until tCKE has been satisfied. A valid, executable command may be applied after power-down exit latency,  $t_{XP}$ , and  $t_{XPDL}$  have been satisfied. A summary of the power-down modes is listed below.


For specific CKE-intensive operations, such as repeating a power-down-exit-to-refresh to-power-down-entry sequence, the number of clock cycles between power-down exit and power-down entry may not be sufficient to keep the DLL properly updated. In addition to meeting tPD when the REFRESH command is used between power-down exit and power-down entry, two other conditions must be met. First, txP must be satisfied before issuing the REFRESH command. Second, txPDLL must be satisfied before the next power-down may be entered. An example is shown in Figure 94.

#### Table 73 : Power-Down Modes


DRAM State	MR0[12]	DLL State	Power- Down Exit	Relevant Parameters
Active (any bank open)	"Don't Care"	On	Fast	<sup>t</sup> XP to any other valid command
Precharged	1	On	Fast	<sup>t</sup> XP to any other valid command
(all banks Precharged)	0	Off	Slow	<sup>t</sup> XPDLL to commands that require the DLL to be locked (READ, RDAP, or ODT on); <sup>t</sup> XP to any other valid command



#### Figure 84 : Active Power-Down Entry and Exit




## Figure 85 : Precharge Power-Down (Fast-Exit Mode) Entry and Exit






# 1Gb DDR3 SDRAM CS6xDT1G6Q5/Q7

#### Figure 86 : Precharge Power-Down (Slow-Exit Mode) Entry and Exit



Notes: 1. Any valid command not requiring a locked DLL. 2. Any valid command requiring a locked DLL.


#### Figure 87 : Power-Down Entry After READ or READ with Auto Precharge (RDAP)








#### Figure 88 : Power-Down Entry After WRITE



Note: 1. CKE can go LOW 2tck earlier if BC4MRS.




#### Figure 89 : Power-Down Entry After WRITE with Auto Precharge (WRAP)


Notes: 1. twR is programmed through MR0[11:9] and represents twRmin (ns)/tcK rounded up to the next integer tcK. 2. CKE can go LOW 2tcK earlier if BC4MRS.



#### Figure 90 : REFRESH to Power-Down Entry



Note: 1. After CKE goes HIGH during  $t_{RFC}$ , CKE must remain HIGH until  $t_{RFC}$  is satisfied.



#### Figure 91 : ACTIVATE to Power-Down Entry

// Don't Care



#### Figure 92 : PRECHARGE to Power-Down Entry





Figure 93 : MRS Command to Power-Down Entry








Figure 94 : Power-Down Exit to Refresh to Power-Down Entry

Notes: 1. txp must be satisfied before issuing the command.


2. t<sub>XPDLL</sub> must be satisfied (referenced to the registration of power-down exit) before the next power-down can be entered.



# **RESET Operation**

The RESET signal (RESET#) is an asynchronous reset signal that triggers any time it drops LOW, and there are no restrictions about when it can go LOW. After RESET# goes LOW, it must remain LOW for 100ns. During this time, the outputs are disabled, ODT (RTT) turns off (High-Z), and the DRAM resets itself. CKE should be driven LOW prior to RESET# being driven HIGH. After RESET# goes HIGH, the DRAM must be re-initialized as though a normal power-up was executed. All refresh counters on the DRAM are reset, and data stored in the DRAM is assumed unknown after RESET# has gone LOW.

#### Figure 95 : RESET Sequence System RESET (warm boot)



Note: 1. The minimum time required is the longer of 10ns or 5 clocks.




# **On-Die Termination (ODT)**

On-die termination (ODT) is a feature that enables the DRAM to enable/disable and turn on/off termination resistance for each DQ, DQS, DQS#, and DM for the x4 and x8 configurations (and TDQS, TDQS# for the x8 configuration, when enabled). ODT is applied to each DQ, UDQS, UDQS#, LDQS, LDQS#, UDM, and LDM signal for the x16 configuration.

ODT is designed to improve signal integrity of the memory channel by enabling the DRAM controller to independently turn on/off the DRAM's internal termination resistance for any grouping of DRAM devices. ODT is not supported during DLL disable mode (simple functional representation shown below). The switch is enabled by the internal ODT control logic, which uses the external ODT ball and other control information.

#### Figure 96 : On-Die Termination



# Functional Representation of ODT

The value of RTT (ODT termination resistance value) is determined by the settings of several mode register bits (see Table 81). The ODT ball is ignored while in self-refresh mode (must be turned off prior to self-refresh entry) or if mode registers MR1 and MR2 are programmed to disable ODT. ODT is comprised of nominal ODT and dynamic ODT modes and either of these can function in synchronous or asynchronous mode (when the DLL is off during Precharge power-down or when the DLL is synchronizing). Nominal ODT is the base termination and is used in any allowable ODT state. Dynamic ODT is applied only during writes and provides OTF switching from no RTT or RTT, nom to RTT(WR).

The actual effective termination, RTT(EFF), may be different from RTT targeted due to nonlinearity of the termination. For RTT(EFF) values and calculations, see ODT Characteristics.

## Nominal ODT

ODT (NOM) is the base termination resistance for each applicable ball; it is enabled or disabled via MR1[9, 6, 2] (see Mode Register 1 (MR1) Definition), and it is turned on or off via the ODT ball.



# Table 74 : Truth Table – ODT (Nominal)

Note 1 applies to the entire table							
	MR1[9, 6, 2]	ODT Pin	<b>DRAM Termination State</b>	DRAM State	Notes		
	000	0	RTT, nom disabled, ODT off	Any valid	2		
	000	1	RTT, nom disabled, ODT on	Any valid except self-refresh, read	3		
	000–101	0	RTT,nom enabled, ODT off	Any valid	2		
	000–101	1	RTT, nom enabled, ODT on	Any valid except self-refresh, read	3		
	110 and 111	Х	RTT,nom reserved, ODT on or off	Illegal			

Notes: 1. Assumes dynamic ODT is disabled (see Dynamic ODT) when enabled).

- 2. ODT is enabled and active during most writes for proper termination, but it is not illegal for it to be off during writes.
- 3. ODT must be disabled during reads. The RTT, nom value is restricted during writes. Dynamic ODT is applicable if enabled.

Nominal ODT resistance RTT, nom is defined by MR1[9, 6, 2], as shown in Mode Register 1 (MR1) Definition. The RTT, nom termination value applies to the output pins previously mentioned. DDR3 SDRAM supports multiple RTT, nom values based on RZQ/n where n can be 2, 4, 6, 8, or 12 and RZQ is 2400. RTT, nom termination is allowed any time after the DRAM is initialized, calibrated, and not performing read access, or when it is not in self-refresh mode.

Write accesses use RTT,nom if dynamic ODT (RTT(WR)) is disabled. If RTT,nom is used during writes, only RZQ/2, RZQ/4, and RZQ/6 are allowed(see Table 81). ODT timings are summarized in Table 78, as well as listed in Table50.

Examples of nominal ODT timing are shown in conjunction with the synchronous mode of operation in Synchronous ODT Mode.

Symbol	Description	Begins at	Defined to	Definition for All DDR3 Speed Bins	Unit
ODTLon	ODT synchronous turn-on delay	ODT registered HIGH	RTT(ON) ± <sup>t</sup> AON	CWL + AL - 2	t <sub>CK</sub>
ODTLoff	ODT synchronous turn-off delay	ODT registered HIGH	RTT(OFF) ± <sup>t</sup> AOF	CWL + AL - 2	СК
<sup>t</sup> AONPD	ODT asynchronous turn-on delay		RTT(ON)	2–8.5	ns
<sup>t</sup> AOFPD	ODT asynchronous turn-off delay		RTT(OFF)	2–8.5	ns
ODTH4	ODT minimum HIGH time after ODT assertion or write (BC4)	ODT registered HIGH or write registration with ODT HIGH	ODT registered LOW	4 <sup>t</sup> CK	<sup>t</sup> СК
ODTH8	ODT minimum HIGH time after write (BL8)	Write registration with ODT HIGH	ODT registered LOW	6 <sup>t</sup> CК	<sup>t</sup> CK
<sup>t</sup> AON	ODT turn-on relative to ODTLon completion	Completion of ODTLon	RTT(ON)	See Table 50	ps
<sup>t</sup> AOF	ODT turn-off relative to ODTLoff completion	Completion of ODTLoff	RTT(OFF)	0.5 <sup>t</sup> CK ± 0.2 <sup>t</sup> CK	<sup>t</sup> CK

#### Table 75 : ODT Parameters



# **Dynamic ODT**

In certain application cases, and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command, essentially changing the ODT termination on the fly. With dynamic ODT RTT(WR)) enabled, the DRAM switches from nominal ODT RTT,nom) to dynamic ODT RTT(WR)) when beginning a WRITE burst and subsequently switches back to nominal ODT RTT,nom) at the completion of the WRITE burst. This requirement is supported by the dynamic ODT feature, as described below.

# Dynamic ODT Special Use Case

When DDR3 devices are architect as a single rank memory array, dynamic ODT offers a special use case: the ODT ball can be wired high (via a current limiting resistor preferred) by having RTT,nom disabled via MR1 and RTT(WR) enabled via MR2. This will allow the ODT signal not to have to be routed yet the DRAM can provide ODT coverage during write accesses.

When enabling this special use case, some standard ODT spec conditions may be violated : ODT is sometimes supposed to be held low. Such ODT spec violation (ODT not LOW) is allowed under this special use case. Most notably, if Write Leveling is used, this would appear to be a problem since RTT(WR) cannot be used (should be disabled) and RTT(NOM) should be used. For Write leveling during this special use case, with the DLL locked, then RTT(NOM) maybe enabled when entering Write Leveling mode and disabled when exiting Write Leveling mode. More so, RTT(NOM) must be enabled when enabling Write Leveling, via same MR1 load, and disabled when disabling Write Leveling, via same MR1 load if RTT(NOM) is to be used.

ODT will turn-on within a delay of ODTLon +  $t_{AON} + t_{MOD} + 1CK$  (enabling via MR1) or turn-off within a delay of ODTLoff +  $t_{AOF} + t_{MOD} + 1CK$ . As seen in the table below, between the Load Mode of MR1 and the previously specified delay, the value of ODT is uncertain. this means the DQ ODT termination could turn-on and then turn-off again during the period of stated uncertainty.

Begin R <sub>TT, nom</sub> Uncertainty	End R <sub>TT,nom</sub> Uncertainty	I/Os	R <sub>TT,nom</sub> Final State			
MR1 load mode command: Enable Write Leveling	<b>+ +</b>	DQS, DQS#	Drive RTT,nom value			
and RTT(NOM)	ODTLon + <sup>t</sup> AON + <sup>t</sup> MOD + 1CK	DQs	No RTT,nom			
MR1 load mode command: Disable Write Leveling		DQS, DQS#	No RTT,nom			
and RTT(NOM)	ODTLoff + <sup>t</sup> AOFF + <sup>t</sup> MOD + 1CK	DQs	No RTT,nom			

## Table 76 : Write Leveling with Dynamic ODT Special Case

## **Functional Description**

The dynamic ODT mode is enabled if either MR2[9] or MR2[10] is set to 1. Dynamic ODT is not supported during DLL disable mode so RTT(WR) must be disabled. The dynamic ODT function is described below:

- Two RTT values are available—RTT, nom and RTT(WR).
  - The value for RTT, nom is preselected via MR1[9, 6, 2].
  - The value for RTT(WR) is preselected via MR2[10, 9].
- During DRAM operation without READ or WRITE commands, the termination is controlled.
  - Nominal termination strength RTT, nom is used.
  - Termination on/off timing is controlled via the ODT ball and latencies ODTLon and ODTLoff.
- When a WRITE command (WR, WRAP, WRS4, WRS8, WRAPS4, WRAPS8) is registered, and if dynamic ODT is enabled, the ODT termination is controlled.

- A latency of ODTLcnw after the WRITE command: termination strength RTT, nom switches to RTT(WR)

 A latency of ODTLcwn8 (for BL8, fixed or OTF) or ODTLcwn4 (for BC4, fixed or OTF) after the WRITE command : termination strength RTT(WR) switches back to RTT,nom.



- On/off termination timing is controlled via the ODT ball and determined by ODTLon, ODTLoff, ODTH4, and ODTH8.
- During the tADC transition window, the value of RTT is undefined.

ODT is constrained during writes and when dynamic ODT is enabled (see Table 80). ODT timings listed in Table 78 also apply to dynamic ODT mode.

Table 77 : Dynamic ODT Specific Parameters

Symbol	Description	Begins at	Defined to	Definition for All DDR3 Speed Bins	Unit
ODILCOW	Change from RTT,nom to RTT(WR)	write registration	RTT switched from RTT,nom <sup>to</sup> RTT(WR)	WL - 2	<sup>t</sup> CK
()))   cwn4	Change from RTT(WR) to RTT,nom (BC4)	Write registration	RTT switched from RTT(WR) to RTT,nom	4 <sup>t</sup> CK + ODTL off	<sup>t</sup> CK
()))    cwn8	Change from RTT(WR) to RTT,nom (BL8)	Write registration	RTT switched from RTT(WR) <sup>to</sup> RTT,nom	6 <sup>t</sup> CK + ODTL off	<sup>t</sup> CK
<sup>t</sup> ADC	RTT change skew		RTT transition complete	0.5 <sup>t</sup> CK ± 0.2 <sup>t</sup> CK	<sup>t</sup> CK

## Table 78 : Mode Registers for RTT,nom

	MR1 (R <sub>TT,nom</sub> )		P (PZO)	D (Ohm)	D Mode Destriction	
M9	M6	M2	R <sub>TT,nom</sub> (RZQ)	R <sub>TT,nom</sub> (Ohm)	R <sub>TT,nom</sub> Mode Restriction	
0	0	0	Off	Off	N/A	
0	0	1	RZQ/4	60		
0	1	0	RZQ/2	120	Self-refresh	
0	1	1	RZQ/6	40		
1	0	0	RZQ/12	20	Calf refrech write	
1	0	1	RZQ/8	30	Self-refresh, write	
1	1	0	Reserved	Reserved	N/A	
1	1	1	Reserved	Reserved	N/A	

Note: 1.  $RZQ = 240\Omega$ . If RTT, nom is used during WRITEs, only RZQ/2, RZQ/4, RZQ/6 are allowed.



## Table 79 : Mode Registers for RTT(WR)


MR2 (	R <sub>TT(WR)</sub> )	P. (P7O)	P. (Ohm)	
M10	M9	R <sub>TT(WR)</sub> (RZQ)	R <sub>TT(WR)</sub> (Ohm)	
0	0	Dynamic ODT off: WRITE does not affect RTT, nom		
0	1	RZQ/4 60		
1	0	RZQ/2 120		
1	1	Reserved Reserved		

# Table 80 : Timing Diagrams for Dynamic ODT

Figure and Page	Title
Figure 97	Dynamic ODT: ODT Asserted Before and After the WRITE, BC4
Figure 98	Dynamic ODT: Without WRITE command
Figure 99	Dynamic ODT: ODT Pin Asserted Together with WRITE command for 6 Clock Cycles, BL8
Figure 100	Dynamic ODT: ODT Pin Asserted with WRITE command for 6 Clock Cycles, BC4
Figure 101	Dynamic ODT: ODT Pin Asserted with WRITE command for 4 Clock Cycles, BC4



#### Figure 97 : Dynamic ODT: ODT Asserted Before and After the WRITE, BC4



Notes: 1. Via MRS or OTF. AL = 0, CWL = 5. RTT, nom and RTT(WR) are enabled.

2. ODTH4 applies to first registering ODT HIGH and then to the registration of the WRITE command. In this example, ODTH4 is satisfied if ODT goes LOW at T8 (four clocks after the WRITE command).





Figure 98 : Dynamic ODT: Without WRITE command

2. ODTH4 is defined from ODT registered HIGH to ODT registered LOW; in this example, ODTH4 is satisfied. ODT registered LOW at T5 is also legal.






#### Figure 99 : Dynamic ODT: ODT pin asserted together with WRITE command for 6 Clock Cycles, BL8

Notes: 1. Via MRS or OTF; AL = 0, CWL = 5. If RTT,nom can be either enabled or disabled, ODT can be HIGH. RTT(WR) is enabled. 2. In this example, ODTH8 = 6 is satisfied exactly.




#### Figure 100 : Dynamic ODT: ODT pin asserted with WRITE command for 6 Clock Cycles, BC4



Notes: 1. Via MRS or OTF. AL = 0, CWL = 5. RTT, nom and RTT(WR) are enabled.

2. ODTH4 is defined from ODT registered HIGH to ODT registered LOW, so in this example, ODTH4 is satisfied. ODT registered LOW at T5 is also legal.

#### Figure 101 : Dynamic ODT: ODT pin asserted with WRITE command for 4 Clock Cycles, BC4



Notes: 1. Via MRS or OTF. AL = 0, CWL = 5. RTT,nom can be either enabled or disabled. If disabled, ODT can remain HIGH. RTT(WR) is enabled.

2. In this example ODTH4 = 4 is satisfied exactly.



# Synchronous ODT Mode

Synchronous ODT mode is selected whenever the DLL is turned on and locked and when either RTT, nom or RTT(WR) is enabled. Based on the power-down definition, these modes are:

- Any bank active with CKE HIGH
- Refresh mode with CKE HIGH
- Idle mode with CKE HIGH
- Active power-down mode (regardless of MR0[12])
- Precharge power-down mode if DLL is enabled by MR0[12] during Precharge power down

# **ODT Latency and Posted ODT**

In synchronous ODT mode, RTT turns on ODTLon clock cycles after ODT is sampled HIGH by a rising clock edge and turns off ODTLoff clock cycles after ODT is registered LOW by a rising clock edge. The actual on/off times varies by tAON and tAOF around each clock edge (see Table 84). The ODT latency is tied to the WRITE latency (WL) by ODTLon = WL - 2 and ODTLoff = WL - 2.

Since write latency is made up of CAS WRITE latency (CWL) and additive latency (AL), the AL programmed into the mode register (MR1[4, 3]) also applies to the ODT signal. The device's internal ODT signal is delayed a number of clock cycles defined by the AL relative to the external ODT signal. Thus, ODTLon = CWL + AL - 2 and ODTLoff = CWL + AL - 2.

# **Timing Parameters**

Synchronous ODT mode uses the following timing parameters: ODTLon, ODTLoff, ODTH4, ODTH8, tAON, and t<sub>AOF</sub>. The minimum RTT turn-on time ( $t_{AON}$  [MIN]) is the point at which the device leaves High-Z and ODT resistance begins to turn on. Maximum RTT turn-on time ( $t_{AON}$  [MAX]) is the point at which ODT resistance is fully on. Both are measured relative to ODTLon. The minimum RTT turn-off time ( $t_{AOF}$  [MIN]) is the point at which the device starts to turn off ODT resistance. The maximum RTT turn off time ( $t_{AOF}$  [MIN]) is the point at which the device starts to turn off ODT resistance. The maximum RTT turn off time ( $t_{AOF}$  [MIN]) is the point at which DT has reached High-Z. Both are measured from ODTLoff.


When ODT is asserted, it must remain HIGH until ODTH4 is satisfied. If a WRITE command is registered by the DRAM with ODT HIGH, then ODT must remain HIGH until ODTH4 (BC4) or ODTH8 (BL8) after the WRITE command (see Figure 103). ODTH4 and ODTH8 are measured from ODT registered HIGH to ODT registered LOW or from the registration of a WRITE command until ODT is registered LOW.



## Table 81 : Synchronous ODT Parameters

Symbol	Description	Begins at	Defined to	Definition for All DDR3 Speed Bins	Unit
ODTLon	ODT synchronous turn-on delay	ODT registered HIGH	R <sub>TT</sub> (ON) ±₊AON	CWL + AL - 2	<sup>t</sup> CK
ODTLoff	ODT synchronous turn-off delay	ODT registered HIGH	RTT(OFF) ±tAOF	CWL +AL - 2	<sup>t</sup> CK
ODTH4	ODT minimum HIGH time after ODT assertion or WRITE (BC4)	ODT registered HIGH or write registration with ODT HIGH	ODT registered LOW	4 <sup>t</sup> CK	<sup>t</sup> CK
ODTH8	ODT minimum HIGH time after WRITE (BL8)	Write registration with ODT HIGH	ODT registered LOW	6 <sup>t</sup> CK	<sup>t</sup> CK
AON	ODT turn-on relative to ODTLon completion	Completion of ODTLon	R <sub>TT(ON)</sub>	See Table 50	ps
AOF	ODT turn-off relative to ODTLoff completion	Completion of ODTLoff	R <sub>TT</sub> (OFF)	0.5 <sup>t</sup> CK ± 0.2 <sup>t</sup> CK	<sup>t</sup> CK


## Figure 102 : Synchronous ODT



Note: 1. AL = 3; CWL = 5; ODTLon = WL = 6.0; ODTLoff = WL - 2 = 6. RTT, nom is enabled.



#### Figure 103 : Synchronous ODT (BC4)



Notes: 1. WL = 7. RTT, nom is enabled. RTT(WR) is disabled.

- 2. ODT must be held HIGH for at least ODTH4 after assertion (T1).
- 3. ODT must be kept HIGH ODTH4 (BC4) or ODTH8 (BL8) after the WRITE command (T7).
- 4. ODTH is measured from ODT first registered HIGH to ODT first registered LOW or from the registration of the WRITE command with ODT HIGH to ODT registered LOW.
- 5. Although ODTH4 is satisfied from ODT registered HIGH at T6, ODT must not go LOW before T11 as ODTH4 must also be satisfied from the registration of the WRITE command at T7.




# ODT Off During READs

Because the device cannot terminate and drive at the same time, RTT must be disabled at least one-half clock cycle before the READ preamble by driving the ODT ball LOW (if either RTT,nom or RTT(WR) is enabled). RTT may not be enabled until the end of the postamble, as shown in the following example. Note : ODT may be disabled earlier and enabled later than shown in Figure 104.



#### Figure 104 : ODT During READs



Note: 1. ODT must be disabled externally during READs by driving ODT LOW. For example, CL = 6; AL = CL - 1 = 5; RL = AL + CL = 11; CWL = 5; ODTLon = CWL + AL - 2 = 8; ODTLoff = CWL + AL - 2 = 8. RTT, nom is enabled. RTT(WR) is a "Don't Care."



# **1Gb DDR3 SDRAM**

# CS6xDT1G6Q5/Q7

# Asynchronous ODT Mode

Asynchronous ODT mode is available when the DRAM runs in DLL on mode and when either RTT,nom or RTT(WR) is enabled; however, the DLL is temporarily turned off in pre-charged power-down standby (via MR0[12]). Additionally, ODT operates asynchronously when the DLL is synchronizing after being reset. See Power-Down Mode for definition and guidance over power-down details.


In asynchronous ODT timing mode, the internal ODT command is not delayed by AL relative to the external ODT command. In asynchronous ODT mode, ODT controls RTT by analog time. The timing parameters  $t_{AONPD}$  and  $t_{AOFPD}$  replace ODTLon/  $t_{AON}$  and ODTLoff/  $t_{AOF}$ , respectively, when ODT operates asynchronously.

The minimum RTT turn-on time ( $t_{AONPD}$  [MIN]) is the point at which the device termi- nation circuit leaves High-Z and ODT resistance begins to turn on. Maximum RTT turn- on time ( $t_{AONPD}$  [MAX]) is the point at which ODT resistance is fully on.  $t_{AONPD}$  (MIN) and  $t_{AONPD}$  (MAX) are measured from ODT being sampled HIGH.

The minimum RTT turn-off time (t<sub>AOFPD</sub> [MIN]) is the point at which the device termi- nation circuit starts to turn off ODT resistance. Maximum RTT turn-off time (t<sub>AOFPD</sub> [MAX]) is the point at which ODT has reached High-Z. t<sub>AOFPD</sub> (MIN) and t<sub>AOFPD</sub> (MAX) are measured from ODT being sampled LOW.



## Figure 105 : Asynchronous ODT Timing with Fast ODT Transition



Note: 1. AL is ignored.

## Table 82 : Asynchronous ODT Timing Parameters for All Speed Bins

Symbol	Description	Min	Max	Unit
<sup>t</sup> AONPD	Asynchronous RTT turn-on delay (power-down with DLL off)	2	8.5	ns
<sup>t</sup> AOFPD	Asynchronous RTT turn-off delay (power-down with DLL off)	2	8.5	ns



# CS6xDT1G6Q5/Q7

# Synchronous to Asynchronous ODT Mode Transition (Power-Down Entry)

There is a transition period around power-down entry (PDE) where the DRAM's ODT may exhibit either synchronous or asynchronous behavior. This transition period occurs if the DLL is selected to be off when in Precharge power-down mode by the setting MR0[12] = 0. Power-down entry begins tANPD prior to CKE first being registered LOW and ends when CKE is first registered LOW.  $t_{ANPD}$  is equal to the greater of ODTLoff + 1tCK or ODTLon + 1t<sub>CK</sub>. If a REFRESH command has been issued, and it is in progress when CKE goes LOW, power-down entry ends  $t_{RFC}$  after the REFRESH command, rather than when CKE is first registered LOW. Power-down entry then becomes the greater of tANPD and tRFC - REFRESH command to CKE registered LOW.

ODT assertion during power-down entry results in an RTT change as early as the lesser of  $t_{AONPD}$  (MIN) and ODTLon  $x t_{CK} + t_{AON}$  (MIN), or as late as the greater of  $t_{AONPD}$  (MAX) and ODTLon  $x t_{CK} + t_{AON}$  (MAX). ODT de-assertion during power-down entry can result in an RTT change as early as the lesser of  $t_{AOPPD}$  (MIN) and ODTLoff  $x t_{CK} + t_{AOF}$  (MIN), or as late as the greater of  $t_{AOPPD}$  (MAX) and ODTLoff  $x t_{CK} + t_{AOF}$  (MIN) and ODTLoff  $x t_{CK} + t_{AOF}$  (MIN), or as late as the greater of  $t_{AOPPD}$  (MAX) and ODTLoff  $x t_{CK} + t_{AOF}$  (MAX). Table 86 summarizes these parameters.

If AL has a large value, the uncertainty of the state of RTT becomes quite large. This is because ODTLon and ODTLoff are derived from the WL; and WL is equal to CWL + AL. Figure 106 shows three different cases:


- ODT\_A: Synchronous behavior before t<sub>ANPD</sub>.
- ODT\_B: ODT state changes during the transition period with t<sub>AONPD</sub> (MIN) < ODTLon × t<sub>CK</sub> + t<sub>AON</sub> (MIN) and t<sub>AONPD</sub> (MAX) > ODTLon × t<sub>CK</sub> + t<sub>AON</sub> (MAX).
- ODT\_C: ODT state changes after the transition period with asynchronous behavior.



#### Table 83 : ODT Parameters for Power-Down (DLL Off) Entry and Exit Transition Period

Description	Min	Мах	
Power-down entry transition period (power-down entry)	Greater of: <sup>t</sup> ANPD or <sup>t</sup> RFC - refresh to CKE LOW		
Power-down exit transition period (power-down exit)	<sup>t</sup> ANPD + <sup>t</sup> XPDLL		
ODT to RTT turn-on delay (ODTLon = WL - 2)	Lesser of: <sup>t</sup> AONPD (MIN) (2ns) or ODTLon × <sup>t</sup> CK + <sup>t</sup> AON (MIN)	Greater of: <sup>t</sup> AONPD (MAX) (8.5ns) or ODTLon $\times$ <sup>t</sup> CK + <sup>t</sup> AON (MAX)	
ODT to RTT turn-off delay (ODTLoff = WL - 2)	Lesser of: <sup>t</sup> AOFPD (MIN) (2ns) or ODTLoff × <sup>t</sup> CK + <sup>t</sup> AOF (MIN)	Greater of: <sup>t</sup> AOFPD (MAX) (8.5ns) or ODTLoff $\times$ <sup>t</sup> CK + <sup>t</sup> AOF (MAX)	
t <sub>ANPD</sub> WL - 1 (greater of ODTLoff + 1 or ODTLon + 1)		Loff + 1 or ODTLon + 1)	

Figure 106 : Synchronous to Asynchronous Transition During Precharge Power-Down (DLL Off) Entry



164

Rev. 1.0



# **1Gb DDR3 SDRAM**

# CS6xDT1G6Q5/Q7

# Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit)

The DRAM's ODT can exhibit either asynchronous or synchronous behavior during power-down exit (PDX). This transition period occurs if the DLL is selected to be off when in Precharge power-down mode by setting MR0[12] to 0. Power-down exit begins tANPD prior to CKE first being registered HIGH, and ends txPDLL after CKE is first registered HIGH. taNPD is equal to the greater of ODTLoff + 1tck or ODTLon + 1tck. The transition period is taNPD + txPDLL.

ODT assertion during power-down exit results in an RTT change as early as the lesser of tAONPD (MIN) and ODTLon  $\times$  t<sub>CK</sub> + t<sub>AON</sub> (MIN), or as late as the greater of t<sub>AONPD</sub> (MAX) and ODTLon  $\times$  t<sub>CK</sub> + t<sub>AON</sub> (MAX). ODT de-assertion during power-down exit may result in an RTT change as early as the lesser of t<sub>AOFPD</sub> (MIN) and ODTLoff  $\times$  t<sub>CK</sub> + t<sub>AOF</sub> (MIN), or as late as the greater of t<sub>AOFPD</sub> (MAX) and ODTLoff  $\times$  t<sub>CK</sub> + t<sub>AOF</sub> (MIN), or as late as the greater of t<sub>AOFPD</sub> (MAX). Table 86 summarizes these parameters.

If AL has a large value, the uncertainty of the RTT state becomes quite large. This is because ODTLon and ODTLoff are derived from WL, and WL is equal to CWL + AL. Figure 107 shows three different cases :

ODT C: Asynchronous behavior before tANPD.

ODT B: ODT state changes during the transition period, with  $t_{AOFPD}$  (MIN) < ODTLoff ×  $t_{CK}$  +  $t_{AOF}$  (MIN), and ODTLoff ×  $t_{CK}$  +  $t_{AOF}$  (MAX) >  $t_{AOFPD}$  (MAX).

ODT A: ODT state changes after the transition period with synchronous response.






Figure 107 : Asynchronous to Synchronous Transition During Precharge Power-Down (DLL Off) Exit

Note: 1. CL = 6; AL = CL - 1; CWL = 5; ODTLoff = WL - 2 = 8.

time scale



# CS6xDT1G6Q5/Q7


# Asynchronous to Synchronous ODT Mode Transition (Short CKE Pulse)

If the time in the Precharge power-down or idle states is very short (short CKE LOW pulse), the power-down entry and powerdown exit transition periods overlap. When overlap occurs, the response of the DRAM's RTT to a change in the ODT state can be synchronous or asynchronous from the start of the power-down entry transition period to the end of the power-down exit transition period, even if the entry period ends later than the exit period.


If the time in the idle state is very short (short CKE HIGH pulse), the power-down exit and power-down entry transition periods overlap. When this overlap occurs, the response of the DRAM's RTT to a change in the ODT state may be synchronous or asynchronous from the start of power-down exit transition period to the end of the powerdown entry transition period.







#### Figure 109 : Transition Period for Short CKE HIGH Cycles with Entry and Exit Period Overlapping





# 1Gb DDR3 SDRAM

# CS6xDT1G6Q5/Q7

# **Selection Guide**

Part Number	V <sub>DD</sub> /V <sub>DDQ</sub>	I/O Width	Frequency	Data Rate	PKG TYPE
CS64DT1G6Q7x-5F	1.5V	X4	533Mhz	1066Mbps/pin	78Ball TFBGA
CS64DT1G6Q7x-6H	1.5V	X4	667Mhz	1333Mbps/pin	78Ball TFBGA
CS64DT1G6Q7x-8K	1.5V	X4	800Mhz	1600Mbps/pin	78Ball TFBGA
CS68DT1G6Q7x-5F	1.5V	X8	533Mhz	1066Mbps/pin	78Ball TFBGA
CS68DT1G6Q7x-6H	1.5V	X8	667Mhz	1333Mbps/pin	78Ball TFBGA
CS68DT1G6Q7x-8K	1.5V	X8	800Mhz	1600Mbps/pin	78Ball TFBGA
CS66DT1G6Q5x-5F	1.5V	X16	533Mhz	1066Mbps/pin	96Ball TFBGA
CS66DT1G6Q5x-6H	1.5V	X16	667Mhz	1333Mbps/pin	96Ball TFBGA
CS66DT1G6Q5x-8K	1.5V	X16	800Mhz	1600Mbps/pin	96Ball TFBGA

Note: x: Temperature

# **Order Information**

