



Cover Sheet and Revision Status

i

Chiplus reserves the right to change product or specification without notice.



32Mx16bit Synchronous DRAM (SDRAM)

CS56SD512

1. General Description	1
2. Features	1
3. Key Timing Parameters	1
4. Block Diagram	2
5. Pin Configurations	2
5.1 Pin Descriptions	3
6. Functional Descriptions	4
6.1 Initialization	4
6.2 Register Definition	5
6.3 Mode Register	6
6.4 Burst Length	6
6.5 Burst Type	6
6.6 Operating Mode	8
6.7 CAS Latency	8
6.8 Write Burst Mode	9
6.9 Extended Mode Register	10
6.10 Auto Temperature Compensated Self Refresh	10
6.11 Partial Array Self Refresh	11
6.12 Driver Strength Control	11
7. Commands	13
7.1 Command Inhibit	13
7.2 No Operation (NOP)	13
7.3 Load Mode Register	13
7.4 Active	13



32Mx16bit Synchronous DRAM (SDRAM)

CS56SD512

7.5 Read.....	13
7.6 Write.....	14
7.7 Precharge	14
7.8 Auto Precharge	14
7.9 Burst Terminate.....	15
7.10 Auto Refresh	15
7.11 Self Refresh	15
7.12 Deep Power Down.....	16
8. Maximum Ratings.....	16
9. Operating Range.....	16
10. DC Electrical Characteristics and Operating Conditions^[21,22]	17
11. Capacitance.....	18
12. AC Test Loads.....	18
13. AC Characteristics	19
14. Operation (Timing Waveforms).....	20
14.1 Bank/ Row/ Activation	20
14.2 Reads	21
14.2.1 Read Command	22
14.3 Write.....	32
14.3.1 Write Command.....	32
14.4 Precharge	35
14.5 Power-Down	36
14.6 Clock Suspend	37
14.7 Burst Read/Single Write	37
14.8 Concurrent Auto Precharge	39
14.9 Deep Power Down Mode Entry	41



32Mx16bit Synchronous DRAM (SDRAM)

CS56SD512

14.10 Deep Power Down Mode Exit Sequence	41
15. Order Information.....	46
16. Package Outline Dimensions:.....	47



1. General Description

The CS56SD512 is high-performance CMOS Dynamic RAMs (DRAM) organized as 32M x 16. These devices feature advanced circuit design to provide low active current and extremely low standby current. The device is compatible with the JEDEC standard LP-SDRAM specifications.

2. Features

2.1 Functionality

- Standard SDRAM Functionality
- Programmable burst lengths : 1, 2, 4, 8 or full page
- 64ms refresh period (8K cycle)
- JEDEC Compatibility

2.2 Low Power Features

- Auto TCSR(Temperature Compensated Self Refresh)
- Partial Array Self Refresh power-saving mode
- Deep Power Down Mode
- Driver Strength Control

2.3 Operating Temperature Ranges:

- Commercial (0°C to +70°C)
- Industrial (-40°C to +85°C)

2.4 LVCMOS Compatible IO Interface


2.5 Package type:

- 54L TSOP2-400mil

3. Key Timing Parameters


Voltage	Frequency	Access Time (tAC)		tRCD	tRP
		CL=2	CL=3		
VDD	166Mhz		5.5ns	18ns	18ns
2.7~3.6V	143Mhz		6ns	21ns	21ns

4. Block Diagram



5. Pin Configurations

54L TSOP2-400mil





32Mx16bit Synchronous DRAM (SDRAM)

CS56SD512

5.1 Pin Descriptions

Symbol	Type	Description
CLK	Input	Clock : CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
CKE	Input	Clock Enable: CKE activates(HIGH) and deactivates(LOW) the CLK signal. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF Refresh operation(all banks idle), ACTIVE POWER-DOWN(row active in any bank) or CLOCK SUSPEND operation(burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
/CS	Input	Chip Select: /CS enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when /CS is registered HIGH. /CS provides for external bank selection on systems with multiple banks. /CS is considered part of the command code.
/CAS, /RAS,	Input	Command Inputs : /CAS, /RAS, and /WE (along with /CS) define the command being entered.
LDQM, UDQM	Input	Input/Output Mask: L(U)DQM is sampled HIGH and is an input mask signal for write accesses and an output disable signal for read accesses. Input data is masked during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) when during a READ cycle. LDQM corresponds to DQ0 – DQ7 and UDQM corresponds to DQ8–DQ15.
BA0, BA1	Input	Bank Address Input(s): BA0 and BA1 define to which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied. These pins also provide the op-code during a LOAD MODE REGISTER command.
A0-A12	Input	Address Inputs: A0–A12 are sampled during the ACTIVE command (row- address A0–A12) and READ/WRITE command (column-address A0–A9; with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA0, BA1 (A10 LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
DQ	I/O	Data Input/Output : Data bus
NC	-	No Connect



V _{DD}	Supply	Power Supply: Voltage dependant on option.
V _{SS}	Supply	Ground.


6. Functional Descriptions

The 512Mb SDRAM is a quad-bank DRAM that operates at 3.0V and includes a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A0-A12 select the row). The address bits (A0-A9) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access. The SDRAM must be initialized prior to normal operation. The following sections provide detailed information regarding device initialization, register definition, command descriptions and device operation.

6.1 Initialization

SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Once power is applied to V_{DD} and the clock is stable (meets the clock specifications in the AC characteristics), the SDRAM requires a 200μs delay prior to issuing any command other than a COMMAND INHIBIT or NOP. The COMMAND INHIBIT or NOP should be applied at least once during the 200μs delay. After the 200μs delay, a PRECHARGE command should be applied. All banks must then be precharged, thereby placing the device in the all banks idle state. Once in the idle state, two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded prior to applying any operational command. Refer Figure 1.

Figure 1. Initialize and Load Mode Register^[1.2.3]



Note :

1. The two AUTO REFRESH commands at T4 and T9 may be applied before either LOAD MODE REGISTER (LMR) command.
2. PRE = PRECHARGE command, LMR = LOAD MODE REGISTER command, AR = AUTO REFRESH command, ACT = ACTIVE command, RA = Row Address, BA = Bank Address
3. The Load Mode Register for both MR/EMR and 2 Auto Refresh commands can be in any order; However, all must occur prior to an Active command.

6.2 Register Definition

There are two mode registers which contain settings to achieve low power consumption. The two registers : Mode Register and Extended Mode Register are discussed below.



6.3 Mode Register

The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in Table 1. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power. Mode Register bits M0-M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4-M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the width burst mode, M10, M11, M12, M13 and M14 should be set to zero. The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

6.4 Burst Length

Read and write accesses to the SDRAM are burst oriented. The burst length is programmable, as shown in Table 2. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4, or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths. Reserved states should not be used, as unknown operation or incompatibility with future versions may result. When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-A9 when the burst length is set to two; by A2-A9 when the burst length is set to four; and by A3-A9 when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.

6.5 Burst Type

The burst type can be set to either Sequential or Interleaved by using the M3 bit in the Mode register. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 2. [4.5.6.7.8.9.10.]



32Mx16bit Synchronous DRAM (SDRAM)

CS56SD512

Table 1. Mode Register Definition.

M14- BA1	M13- BA0	M12- A12	M11- A11	M10- A10	M9-A9	M8-A8	M7-A7	M6-A6	M5-A5	M4-A4	M3-A3	M2-A2	M1-A1	M0-A0
Reserved(Set to '0')					WB	Op Mode		CAS Latency			BT	Burst Length		

M2 M1 M0	Burst Length		M3	Burst Type
	M3=0	M3=1		
0 0 0	1	1	0	Sequential
0 0 1	2	2	1	Interleaved
0 1 0	4	4	M9	Write Burst Mode
0 1 1	8	8		
1 0 0	Reserved	Reserved		
1 0 1	Reserved	Reserved		
1 1 0	Reserved	Reserved	0	Prog. Burst Length
1 1 1	Full Page	Reserved	1	Single Mode Access

M6 M5 M4	CAS Latency	M8	M7	M6-M0	Operating Mode
0 0 0	Reserved	0	0	Defined	Standard Operation
0 0 1	1	-	-	-	All other states reserved
0 1 0	2				
0 1 1	3				
1 0 0	Reserved				
1 0 1	Reserved				
1 1 0	Reserved				
1 1 1	Reserved				

Note :

- For full-page accesses: y = 512
- For a burst length of two, A1-A9 select the block-of-two burst; A0 selects the starting column within the block.
- For a burst length of four, A2-A9 select the block-of-four burst; A0-A1 select the starting column within the block.
- For a burst length of eight, A3-A9 select the block-of-eight burst; A0-A2 select the starting column within the block.
- For a full-page burst, the full row is selected and A0-A9 select the starting column.
- Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- For a burst length of one, A0-A9 select the unique column to be accessed, and mode register bit M3 is ignored.



Table 2. Burst Length Definition.

Burst Length	Starting Column Address	Order of Accesses within a Burst	
		Type=Sequential	Type=Interleaved
2	A0		
	0	0-1	0-1
	1	1-0	1-0
4	A1 A0		
	0 0	0-1-2-3	0-1-2-3
	0 1	1-2-3-0	1-0-3-2
	1 0	2-3-0-1	2-3-0-1
	1 1	3-0-1-2	3-2-1-0
8	A2 A1 A0		
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
Full Page(y)	n=A0-A9(location 0-y)	Bn, Bn+1, Bn+2.....Bn,....	Not supported

6.6 Operating Mode

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

6.7 CAS Latency


The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to one, two, or three clocks. If a READ command is registered at clock edge r , and the latency is q clocks, the data will be available by clock edge $r + q$. The DQs will start driving as a result of the clock edge one cycle earlier ($r + q - 1$), and provided that the relevant access times are met, the data will be valid by clock edge $r + q$.

For example, assuming that the clock cycle time is such that all relevant access times are met,

if a READ command is registered at T0 and the latency is programmed to two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in Figure 2. Table 3 indicates the operating frequencies at which each CAS latency setting can be used. Reserved states should not be used as unknown operation or incompatibility with future versions may result.

6.8 Write Burst Mode

When M9=0, the burst length programmed via M0-M2 applies to both READ and WRITE bursts; when M9=1, the programmed burst length applies to READ bursts, but write accesses are single-location (non-burst) accesses.






Figure 2. CAS Latency

6.9 Extended Mode Register

The Extended Mode Register controls additional functions such as Partial Array Self Refresh (PASR) and Driver Strength (DS). The Extended Mode Register is programmed via the Mode Register Set command (BA1=1, BA0=0) and retains the stored information until it is programmed again or the device loses power. The Extended Mode Register must be programmed with M7 through M12 set to "0". The Extended Mode Register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time initiating any subsequent operation. Violating either of these requirements results in unspecified operation.

6.10 Auto Temperature Compensated Self Refresh

Every cell in the DRAM requires refreshing due to the capacitor losing its charge over time. The refresh rate is dependent on temperature. At higher temperatures a capacitor loses charge quicker than at lower temperatures, requiring the cells to be refreshed more often. In order to save power consumption, according to the temperature, Mobile-SDRAM includes the internal temperature sensor and control units to control the self refresh cycle automatically.



6.11 Partial Array Self Refresh

The Partial Array Self Refresh (PASR) feature allows the controller to select the amount of memory that will be refreshed during SELF REFRESH. WRITE and READ commands occur to any bank selected during standard operation, but only the selected banks in PASR will be refreshed during SELF REFRESH. The data in the deselected bank will be lost.

6.12 Driver Strength Control

The driver strength feature allows one to reduce the drive strength of the I/O's on the device during low frequency operation. This allows systems to reduce the noise associated with the I/O's switching.

Table 4. Extended Mode Register Definition

EM13- BA1	EM12- BA0	EM11- A11	EM10- A10	EM9- A9	EM8- A8	EM7- A7	EM6- A6	EM5- A5	EM4- A4	EM3- A3	EM2- A2	EM1- A1	EM0- A0
1	0	All must be set to '0'			Driver Strength			0	0	PASR			

Table 5. Extended Mode Register Table^[11.12.]

A2	A1	A0	Self Refresh Coverage	A7	A6	A5	Driver Strength
0	0	0	All Banks	0	0	0	100%
0	0	1	Half of Total Bank(BA1=0)	0	0	1	50%
0	1	0	Quarter of Total Bank(BA1=BA0=0)	0	1	0	25%
0	1	1	RFU	0	1	1	12.5%
1	0	0	RFU	1	0	0	75%
1	0	1	One Eighth of Total Bank (BA1=BA0=Row Address MSB=0)	1	0	1	Reserved
1	1	0	One Sixteenth of Total Bank (BA1=BA0=Row Address MSB=0)	1	1	0	Reserved
1	1	1	RFU	1	1	1	Reserved

Note :

11. EM14 and EM13 (BA1 and BA0) must be "1, 0" to select the Extended Mode Register(vs. the base Mode Register).

12. RFU: Reserved for Future Use



32Mx16bit Synchronous DRAM (SDRAM)

CS56SD512

Table 6. Commands^[13.14.15.16.17.18.19.20.]

Name(Function)	CKE	/CS	/RAS	/CAS	/WE	DQM	ADDR	DQ
COMMAND INHIBIT(NOP)	X	H	X	X	X	X	X	X
NO OPERATION(NOP)	H	L	H	H	H	X	X	X
ACTIVE(Select bank and activate row) ^[14]	H	L	L	H	H	X	Bank/	X
READ(Select bank and column, and start READ burst) ^[15]		L	H	L	H	L/H[20]	Bank/	X
WRITE(Select bank and column, and start WRITE burst) ^[15]		L	H	L	L	L/H[20]	Bank/	Valid
BURST TERMINATE	H	L	H	H	L	X	X	Active
PRECHARGE(Deactivate row in bank or banks) ^[16]	H	L	L	H	L	X	Code	X
AUTO REFRESH or SELF REFRESH(Enter Self Refresh Mode) ^[17. 18]	H	L	L	L	H	X	X	X
LOAD MODE REGISTER ^[19]	H	L	L	L	L	X	Opcode	X
Write Enable/Output Enable ^[20]	H	-	-	-	-	L	-	Active
Write Inhibit/Output High-Z ^[20]	H	-	-	-	-	H		High Z
Deep Power Down(Enter DPD Mode)	L	L	H	H	L	X	X	X

Note :

13. CKE is HIGH for all commands shown except SELF REFRESH and Deep Power Down.

14. A0-A12 provide row address, and BA0, BA1 determine which bank is made active.

15. A0-A9 provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables the auto precharge feature; BA0, BA1 determine which bank is being read from or written to.

16. A10 LOW: BA0, BA1 determine the bank being precharged. A10 HIGH: All banks precharged and BA0, BA1 are "Don't Care."

17. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.

18. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.

19. A0-A9 define the op-code written to the mode register and BA0, BA1 determine Normal MRS and Extended MRS.

20. Activates or deactivates the DQs during WRITES (zero-clock delay) and READS (two-clock delay). LDQM controls DQ0-7 and UDQM controls DQ8-15.



7. Commands

Table 6. provides a reference of all the commands available with the state of the control signals for executing a specific command.

7.1 Command Inhibit

The COMMAND INHIBIT function effectively deselects the SDRAM by preventing new commands from being executed by the SDRAM, regardless of whether the CLK signal is enabled. Operations already in progress are not affected.

7.2 No Operation (NOP)

The NO OPERATION (NOP) command is used to perform a NOP to an SDRAM which is selected (/CS is LOW). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

7.3 Load Mode Register

The mode register is loaded via inputs A0-A12, BA0, BA1. The LOAD MODE REGISTER and LOAD EXTENDED MODE REGISTER commands can only be issued when all banks are idle, and a subsequent executable command cannot be issued until t_{MRD} is met. Table 1, Table 4 And Table 5 provide the definition for the Mode Register and Extended Mode Register.

7.4 Active

The ACTIVE command is used to activate a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A12 selects the row. This row remains active for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

7.5 Read

READ command is used to initiate a burst read access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A9 selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If



auto precharge is selected, the row being accessed will be precharged at the end of the READ burst. If auto precharge is not selected, the row will remain open for subsequent accesses. Read data appears on the DQs subject to the logic level on the DQM inputs two clocks earlier. If a given DQM signal was registered HIGH, the corresponding DQs will be High-Z two clocks later; if the DQM signal was registered LOW, the DQs will provide valid data.

7.6 Write

The WRITE command is used to initiate a burst write access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A9 selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the WRITE burst. If auto precharge is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQs is written to the memory array subject to the DQM input logic level appearing coincident with the data. If a given DQM signal is registered LOW, the corresponding data will be written to memory; if the DQM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

7.7 Precharge

The PRECHARGE command is used to deactivate the active row in a particular bank or the active row in all banks. The bank(s) will be available for a subsequent row access after a specified time (t_{RP}) from the issued PRECHARGE command. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

7.8 Auto Precharge

AUTO PRECHARGE is accomplished by using A10 to enable auto precharge in conjunction with a specific READ or WRITE command. AUTO PRECHARGE thus performs the same PRECHARGE command described above, without requiring an explicit command. A PRECHARGE of the bank/row that is addressed with the READ or WRITE command is



automatically performed upon completion of the READ or WRITE burst. AUTO PRECHARGE does not apply in the full page mode burst. Auto precharge is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command. Auto precharge ensures that the precharge is initiated at the earliest valid stage within a burst. The user must not issue another command to the same bank until the precharge time (t_{RP}) is completed.

7.9 Burst Terminate

The BURST TERMINATE command is used to truncate either fixed-length or full-page bursts. The most recently registered READ or WRITE command prior to the BURST TERMINATE command will be truncated

7.10 Auto Refresh

AUTO REFRESH is used during normal operation of the SDRAM. This command is nonpersistent, so it must be issued each time a refresh is required. All active banks must be PRECHARGED prior to issuing an AUTO REFRESH command. The AUTO REFRESH command should not be issued until the minimum t_{RP} has been met after the PRECHARGE command. The addressing is generated by the internal refresh controller.

The address bits thus are a “Don’t Care” during an AUTO REFRESH command. The Fidelix 512Mb SDRAM requires 8,192 AUTO REFRESH cycles every 64ms (t_{REF}), regardless of width option. Providing a distributed AUTO REFRESH command every 7.8125 μ s will meet the refresh requirement and ensure that each row is refreshed. Alternatively, 8,192 AUTO REFRESH commands can be issued in a burst at the minimum cycle rate ($t_{RFC} \times 2$), once every 64ms.

7.11 Self Refresh

The SELF REFRESH command can be used to retain data in the SDRAM(without external clocking), even if the rest of the system is powered down. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). Once the SELF REFRESH command is registered, all the inputs to the SDRAM become “Don’t Care” with the exception of CKE, which must remain LOW. Once self refresh mode is engaged, the SDRAM provides its own internal clocking, causing it to perform its own AUTO REFRESH cycles. The SDRAM must remain in self refresh mode for a minimum period equal to t_{RAS} and may remain in self refresh mode for an indefinite period beyond that. The procedure for exiting self refresh



requires a sequence of commands. First, CLK must be stable (meet the clock specifications in the AC characteristics) prior to CKE going back HIGH. Once CKE is HIGH, the SDRAM must have NOP commands issued (a minimum of two clocks) for t_{XSR} because time is required for the completion of any internal refresh in progress. Upon exiting the self refresh mode, AUTO REFRESH commands must be issued every 7.8125 μ s or less as both SELF REFRESH and AUTO REFRESH utilize the row refresh counter.

7.12 Deep Power Down

Deep Power Down Mode is an operating mode to achieve extreme power reduction by cutting the power of the whole memory array of the device. Data will not be retained once the device enters DPD Mode. Full initialization is required when the device exits from DPD Mode. [Figure 29.30]

8. Maximum Ratings

Voltage on VDD Supply

Relative to VSS.....-1.0V to + 4.6V

Voltage on Inputs, NC or I/O Pins

Relative to VSS.....-1.0V to +4.6V

Storage Temperature(plastic)..... -55°C to + 150°C

Power Dissipation.....1W

*Stresses greater than those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

9. Operating Range

Range	Ambient Temperature	VDD
Commercial	0°C to +70°C	2.7V to 3.6V
Industrial	-40°C to +85°C	



32Mx16bit Synchronous DRAM (SDRAM)

CS56SD512

10. DC Electrical Characteristics and Operating Conditions^[21,22]

Parameter / Condition	Symbol	Min	Max	Units
Supply Voltage	VDD	2.7	3.6V	V
Input High Voltage : Logic 1 All Inputs [23.]	V _{IH}	0.8* VDD	VDD +0.3	V
Input Low Voltage : Logic 0 All Inputs [23.]	V _{IL}	-0.3	0.2*VDD	V
Data Output High Voltage : Logic 1 : All Inputs(-0.1mA)	V _{OH}	0.9* VDD		V
Data Output Low Voltage : Logic 0 : All Inputs(0.1mA)	V _{OL}		0.1*VDD	V
Input Leakage Current :	I _I	-5	5	μA
Output Leakage Current : DQs are disabled ; 0V= V _{OUT} =VDD	I _{OZ}	-5	5	μA

Table 7 AC Operating Conditions^[212223242526]

Parameter / Condition	Symbol	Value	Units
Input High Voltage : Logic 1 All Inputs	V _{IH}	0.8* VDD	V
Input Low Voltage : Logic 0 All Inputs	V _{IL}	0.2* VDD	V
Input and Output Measurement Reference Level		0.5*VDD	V

Table 8 IDD Specifications and Conditions^[21.22.26.27.]

Paramete	Description	-6	-7	Units
IDD1	Operating Current: Active Mode; Burst =2 ; Read or Write ; t _{RC} ≥ t _{RC} (min); CAS Latency =3 ^[28.29.30.]	80	70	mA
IDD2P	Precharge Standby Current in power down mode : CKE ≤ V _{IL} (max)	0.3	0.3	mA
IDD2N	Precharge Standby Current in non power down mode : CKE ≥ V _{IH} (min), CS ≥ V _{IH} (min) ^[28.29.30.31.]	15	15	mA
IDD3P	Active Standby Current in power down mode; CKE ≤ V _{IL} (max) ^[28.29.30.31.]	5	5	mA
IDD3N	Active Standby Current in non power down mode (One Bank Active); CKE ≥ V _{IH} (min), /CS ≥ V _{IH} (min) ^[28293031]	15	15	mA
IDD4	Operating Current: Burst Mode: Continuous Burst ; Read or Write : All banks Active, CAS Latency =3 ^[28.29.30.]	100	90	mA
IDD5	Auto Refresh Current : t _{RFC} ≥ t _{RFC} (138ns)	110	100	mA
IDD6	Self Refresh Current : CKE ≤ 0.2V, 4 Banks, t _{CLK} = ∞, 85°C	700	680	μA
	Self Refresh Current : CKE ≤ 0.2V, 2 Banks , t _{CLK} = ∞, 85°C	520	500	μA
	Self Refresh Current : CKE ≤ 0.2V, 1 Banks, t _{CLK} = ∞, 85°C	430	400	μA
IDD7	Deep power down, t _{CLK} = ∞	15	15	μA



32Mx16bit Synchronous DRAM (SDRAM)

CS56SD512


Note :

21. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for IT parts) is ensured.
22. An initial pause of 200 μs is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. The two AUTO REFRESH command wake-ups should be repeated any time the tREF refresh requirement is exceeded.
23. All states and sequences not shown are illegal or reserved.
24. In addition to meeting the transition rate specification, the clock and CKE must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
25. tHZ defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL. The last valid data element will meet tOH before going High-Z.
26. AC timing and IDD tests have VIL and VIH, with timing referenced to VIH/2 = crossover point. If the input transition time is longer than tT (MAX), then the timing is referenced at VIL (MAX) and VIH (MIN) and no longer at the VIH/2 crossover point.
27. IDD specifications are tested after the device is properly initialized.
28. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
29. The IDD current will increase or decrease proportionally according to the amount of frequency alteration for the test condition.
30. Input signals are changed one time during 20ns.
31. Unless otherwise note, input swing level is CMOS(VIH/VIL=VDD/VSS).
32. CKE is HIGH during refresh command period tRFC (MIN) else CKE is LOW. The IDD 6 limit is actually a nominal value and does not result in a fail value

11. Capacitance

Parameter	Description	Test Conditions	Max	Units
CIN	Input Capacitance	TA=25°C, f=1Mhz, VDD(typ)	4	pF
COUT	Output Capacitance		6	pF

12. AC Test Loads





32Mx16bit Synchronous DRAM (SDRAM)

CS56SD512

13. AC Characteristics

AC Characteristics		Symbol	-6		-7		Units
Parameter			Min	Max	Min	Max	
Clock Period ^[33.]		tCLKS3	6.0		7.0		ns
		tCLKS2	10		10		ns
Clock High Time		tCH	2.5		3.0		ns
Clock Low Time		tCL	2.5		3.0		ns
Address Setup Time to Clock		tCAS	2.0		2.0		ns
Address Hold Time to Clock		tCAH	1.0		1.0		ns
CKE Setup Time to Clock		tCKS	2.0		2.0		ns
CKE Hold Time to Clock		tCKH	1.0		1.0		ns
Clock Access Time ^[34, 35]	CL=3	tAC(3)		5.5		5.5	ns
	CL=2	tAC(2)		6		6	ns
Output Hold Time from Clock		tOH	2.5		2.5		ns
Data In Setup Time to Clock		tCDS	2.0		2.0		ns
Data In Hold Time to Clock		tCDH	1.0		1.0		ns
/CS, /RAS, /CAS, /WE, /DQM Setup Time to Clock		tCMS	2.0		2.0		ns
/CS, /RAS, /CAS, /WE, /DQM Hold Time to Clock		tCMH	1.0		1.0		ns
Data High Impedance Time ^[25.]		tHZ		6		6	ns
Active to Precharge Command		tRAS	48	100000	56	100000	ns
Active to Active Command Period		tRC	60		65		ns
Active to Read/Write Delay		tRCD	18		21		ns
Refresh Period(8192 rows)		tREF		64		64	ms
Auto Refresh Period		tRFC	80		80		ns
Precharge Command Period		tRP	18		21		ns
Active Bank 'a' to Active Bank 'b' Command		tRRD	12		14		ns
Transition Time ^[36.]		tT	0.5	1.2			ns
Write Recovery Time ^[37.]		tWR	15		17		ns
Exit Self Refresh to Active Command ^[38.]		tXSR	80		85		ns
READ/WRITE command to READ/WRITE command ^[39.]		tCCD	1		1		tCLK
CKE to clock disable or power-down entry mode ^[40.]		tCKED	1		1		tCLK
CKE to clock enable or power-down exit setup mode ^[40.]		tPED	1		1		tCLK
DQM to input data delay ^[39.]		tDQD	0		0		tCLK
DQM to data mask during WRITES ^[39.]		tDQM	0		0		tCLK
DQM to data high-impedance during READs ^[39.]		tDQZ	2		2		tCLK
WRITE command to input data delay ^[39.]		tDWD	0		0		tCLK
Data-in to ACTIVE command ^[41.]		tDAL	5		5		tCLK
Data-in to PRECHARGE command ^[42.]		tDPL	2		2		tCLK
Last data-in to burst STOP command ^[39.]		tBDL	1		1		tCLK
Last data-in to new READ/WRITE command ^[40.]		tCDL		1		1	tCLK



32Mx16bit Synchronous DRAM (SDRAM)

CS56SD512

Last data-in to PRECHARGE command ^[43]	tRDL		2		2	tCLK
LOAD MODE REGISTER command to ACTIVE or REFRESH	tMRD		2		2	tCLK
Data-out to high-impedance from	CL=3	tROH(3)		3	3	tCLK
PRECHARGE command ^[40]	CL=2	tROH(2)		2	2	tCLK

Note :

33. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states

(READ, WRITE, including tWR, and PRECHARGE commands). CKE may be used to reduce the data rate.

34. tAC for -166Mhz at CL=3 with no load is 5ns and is guaranteed by design.

35. tAC for -166Mhz at CL=3 and VDD of 3.3V is 5.5ns.

36. AC characteristics assume tT = 1ns.

37. Auto precharge mode only. The precharge timing budget (tRP) begins at 3ns for -166Mhz after the first clock delay, after the last WRITE is executed. May not exceed limit set for precharge mode.

38. CLK must be toggled a minimum of two times during this period.

39. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.

40. Timing actually specified by tCKS; clock(s) specified as a reference only at minimum cycle rate.

41. Timing actually specified by tWR plus tRP; clock(s) specified as a reference only at minimum cycle rate.

42. Timing actually specified by tWR.

43. JEDEC and PC100 specify three clocks.

14. Operation (Timing Waveforms)

14.1 Bank/ Row/ Activation

Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in that bank must be “opened” (activated). This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated. A READ or WRITE command may then be issued to that row, subject to the t_{RCD} specification. t_{RCD} (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a t_{RCD} specification of 18ns with a 166MHz clock (6ns period) results in 3 clocks. (The same procedure is used to convert other specification limits from time units to clock cycles.) A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been “closed” (precharged). The minimum time interval between successive ACTIVE commands to the same bank is defined by t_{RC}. A subsequent ACTIVE command to



another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by t_{RRD} .

14.2 Reads

READ bursts are initiated with a READ command, as shown in Figure 3. The starting column and bank addresses are provided with the READ command, and auto precharge is either enabled or disabled for that burst access. For the generic READ commands used in the following illustrations, auto precharge is disabled. During READ bursts, the valid data-out element from the starting column address will be available following the CAS latency after the READ command. Each subsequent data-out element will be valid by the next positive clock edge. Figure 2. shows general timing for each possible CAS latency setting. Upon completion of a burst, assuming no other commands have been initiated, the DQs will go High-Z. A full-page burst will continue until terminated. (The burst will wrap around at the end of the page). A continuous flow of data can be maintained by having additional Read Burst or single Read Command. The first data element from the new burst follows either the last element of a completed burst or the last desired data element of a longer burst that is being truncated. The new READ command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one. This is shown in Figure 4. for CAS latencies of one, two and three; data element $n + 3$ is either the last of a burst of four or the last desired of a longer burst. Full-speed random read accesses can be performed to the same bank, as shown in Figure 5. , or each subsequent READ may be performed to a different bank.

14.2.1 Read Command





Figure 3. Read Command







Figure 4. Consecutive Burst Reads -Transition from Burst of 4 Read to a Single read for CAS Latency 1,2,3






Figure 5. Random Read Accesses for CAS Latency = 1,2,3

A Read Burst can be terminated by a subsequent Write command, and data from a fixed length READ burst may be immediately followed by data from a WRITE command (subject to bus turnaround limitations). The WRITE burst may be initiated on the clock edge immediately following the last (or last desired) data element from the READ burst, provided that I/O contention can be avoided. In a given system design, there may be a possibility that the device driving the input data will go Low-Z before the SDRAM DQs go High-Z. In this case, at least a single-cycle delay should occur between the last read data and the WRITE command. The DQM input is used to avoid I/O contention, as shown in Figure 6. and Figure 7. . The DQM signal must be asserted (HIGH) at least two clocks prior to the WRITE command (DQM latency is two clocks for output buffers) to suppress data-out from the READ. Once the WRITE command is registered, the DQs will go High-Z (or remain High-Z), regardless of the state of the

DQM signal, provided the DQM was active on the clock just prior to the WRITE command that truncated the READ command. The DQM signal must be asserted prior to the WRITE command (DQM latency is zero clocks for input buffers) to ensure that the written data is not masked. Figure 6. shows the case where the clock frequency allows for bus contention to be avoided without adding a NOP cycle, and Figure 7. shows the case with the additional NOP cycle.




Figure 6. Read to Write




Figure 7. Read to Write with extra clock cycle




Figure 8. Read Interrupted by Write with DQM ; CAS Latency =2

A fixed-length READ burst or a full-page burst may be followed by, or truncated with, a PRECHARGE command to the same bank. The PRECHARGE command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one. This is shown in Figure 9. for each possible CAS latency; data element $n + 3$ is either the last of a burst of four or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until t_{RP} is met. Note that part of the row precharge time is hidden during the access of the last data element(s). The BURST TERMINATE command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one. This is shown in Figure 10. for each possible CAS latency; data element $n + 3$ is the last desired data element of a longer burst.




Figure 9. Read to Precharge




Figure 9. Read to Precharge




Figure 10. Terminating a Read Burst




Figure 11. Read & Write Cycle at Same Bank @Burst Length=4

Note :

45. Minimum row cycle times is required to complete internal DRAM operation.

46. Row precharge can interrupt burst on any cycle. [CAS Latency - 1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z (t SHZ) after the clock.

47. Access time from Row active command. $t_{CLK} * (t_{RCD} + \text{CAS latency} - 1) + t_{AC}$

48. Out put will be Hi-Z after the end of burst. (1,2,3,8 & Full page bit burst)





Figure 12. Read & Write Cycle at Same Bank @Burst Length=4



14.3 Write

WRITE bursts are initiated with a WRITE command, as shown in Figure 14. The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. During WRITE bursts, the first valid data-in element will be registered coincident with the WRITE command. Subsequent data elements will be registered on each successive positive clock edge. Upon completion of a fixed length burst, assuming no other commands have been initiated, the DQs will remain High-Z and any additional input data will be ignored (see Figure 15.). A full-page burst will continue until terminated. (wrap around at the end of the page) An example is shown in Figure 16. . Data $n + 1$ is either the last of a burst of two or the last desired of a longer burst. A WRITE command can be initiated on any clock cycle following a previous WRITE command. Full-speed random write accesses within a page can be performed to the same bank, as shown in Figure 17. , or each subsequent WRITE may be performed to a different bank.

14.3.1 Write Command




Figure 14. Write Command




Figure 15. Write Burst - Burst length of 2




Figure 16. Write to Write - Transition from a burst of 2 to a single write

Data for a fixed-length WRITE burst a full-page WRITE burst may be followed by, or truncated with, a PRECHARGE command to the same bank. The PRECHARGE command should be issued t_{WR} after the clock edge at which the last desired input data element is registered. The auto precharge mode requires a t_{WR} . In addition, when truncating a WRITE burst, the DQM signal must be used to mask input data for the clock edge prior to, and the clock edge coincident with, the PRECHARGE. An example is shown in Figure 19. Data $n + 1$ is either the last of a burst of two or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until t_{RP} is met.




Figure 17. Random Write Cycles




Figure 18. Write to Read Burst of 2 Write and Read(CAS Latency =2)




Figure 19. Terminating a Write Burst




Figure 20. Write to Precharge

Fixed-length or full-page WRITE bursts can be truncated with the BURST TERMINATE command. When truncating a WRITE burst, the input data applied coincident with the BURST TERMINATE command will be ignored. The last data written (provided that DQM is LOW at that time) will be the input data applied one clock previous to the BURST TERMINATE command. This is shown in Figure 20. , where data n is the last desired data element of a longer burst.

14.4 Precharge

The PRECHARGE command (see Figure 21.) is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time (t_{RP}) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 are as “Don’t Care.” Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.




Figure 21. Precharge Command

14.5 Power-Down

Power-down occurs if CKE is registered LOW coincident with a NOP or COMMAND INHIBIT when no accesses are in progress. If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CKE, for maximum power savings while in standby. The device may not remain in the power-down state longer than the refresh period (64ms) since no refresh operations are performed in this mode. The power-down state is exited by registering a NOP or COMMAND INHIBIT and CKE HIGH at the desired clock edge(meeting t_{CKS}). See Figure 22.




Figure 22. Power Down

14.6 Clock Suspend

The clock suspend mode occurs when a column access/ burst is in progress and CKE is registered LOW. In the clock suspend mode, the internal clock is deactivated, “freezing” the synchronous logic. For each positive clock edge on which CKE is sampled LOW, the next internal positive clock edge is suspended. Any command or data present on the input pins at the time of a suspended internal clock edge is ignored; any data present on the DQ pins remains driven; and burstcounters are not incremented, as long as the clock is suspended. (See examples in Figure 23. and Figure 24. .) Clock suspend mode is exited by registering CKE HIGH; the internal clock and related operation will resume on the subsequent positive clock edge.

14.7 Burst Read/Single Write

In this mode, all WRITE commands result in the access of a single column location (burst of one), regardless of the programmed burst length. The burst read/single write mode is entered by programming the write burst mode bit (M9) in the mode register to a logic 1. READ commands access columns according to the programmed burst length and sequence.




Figure 23. Clock Suspend During Write Burst




Figure 24. Clock Suspend During Read Burst - Burst of 4 (CAS latency =2)

14.8 Concurrent Auto Precharge

If an access command with Auto Precharge is being executed ; an access command (either a Read or Write) is not allowed by SDRAM's. If this feature is allowed then the SDRAM supports Concurrent Auto Precharge. Fidelix SDRAMs support Concurrent Auto Precharge. Four cases where Concurrent Auto Precharge occurs are defined below. Read With Auto Precharge

1. Interrupted by a Read(with or without auto precharge): A read to bank m will interrupt a Read on bank n, CAS latency later. The precharge to bank n will begin when the Read to bank m is registered. (Figure 25.)
2. Interrupted by a Write(with or without auto precharge): A Write to bank m will interrupt a Read on bank n when registered. DQM should be used two clocks prior to the Write command to prevent bus contention. The Precharge to bank n will begin when the write to bank m is registered. (Figure 26.) Write with Auto Precharge
3. Interrupted by a Read(with or without auto precharge): A Read to bank m will interrupt a Write on bank n when registered , with the data-out appearing CAS latency later. The Precharge to bank n will begin after t_{WR} is met, where t_{WR} begins when the Read to bank m is registered. The last valid Write to bank n will be data-in registered one clock prior to the Read to bank m.(Figure 27.)
4. Interrupted by a Write (with or without auto Precharge): A Write to bank m will interrupt a Write on bank n when registered. The Precharge to bank n will begin after t_{WR} is met ,where t_{WR} begins when the Write to bank m is registered. The latest valid data Write to bank n will be data registered one clock prior to a Write to bank m.(Figure 28.)




Figure 25. Read with Auto Precharge Interrupted by a Read(CAS Latency =3)




Figure 26. Read With Auto Precharge Interrupted by a Write(Read CAS Latency =3)




Figure 27. Write with Auto Precharge Interrupted by a Read(CAS Latency =3)




Figure 28. Write with Auto Precharge Interrupted by a Write

14.9 Deep Power Down Mode Entry

The Deep Power Down Mode is entered by having burst termination command, while CKE is low. The Deep Power Down Mode has to be maintained for a minimum of 100us. The following diagram illustrates Deep Power Down mode entry.




Figure 29. Deep Power Down Mode Entry

14.10 Deep Power Down Mode Exit Sequence

The Deep Power Down Mode is exited by asserting CKE high. After the exit, the following sequence is needed to enter a new command

1. Maintain NOP input conditions for a minimum of 200us
2. Issue precharge commands for all banks of the device
3. Issue 2 or more auto refresh commands
4. Issue a mode register set command to initialize the mode register
5. Issue a extended mode register set command to initialize the extended mode register

The following timing diagram illustrates deep power down exit sequence




Figure 30. Deep Power Down Mode Exit

Table 9. CKE^[50.51.52.53.].

CKE _{n-1}	CKE _n	Current State	Command _n	Action _n
L	L	Power Down	X	Maintain Power Down
		Self Refresh	X	Maintain Self Refresh
		Clock Suspend	X	Maintain Clock Suspend
L	H	Power Down ^[54.]	Command Inhibit or NOP	Exit Power Down
		Self Refresh ^[55.]	Command Inhibit or NOP	Exit Self Refresh
		Clock Suspend ^[56.]	X	Exit Clock Suspend
H	L	All Banks Idle	Command Inhibit or NOP	Power Down Entry
		All Banks Idle	Auto Refresh Valid	Self Refresh Entry Clock
		Reading or Writing		Suspend Entry
H	H		See Table 10.	



32Mx16bit Synchronous DRAM (SDRAM)

CS56SD512

Note :

- 50 CKE_n is the logic state of CKE at clock edge *n*; CKE_{n-1} was the state of CKE at the previous clock edge.
- 51 Current State is the state of the SDRAM immediately prior to the clock edge *n*.
- 52 Command_n is the command registered at clock edge *n* , and Action_n is a result of Command_n.
- 53 All states and sequences not shown are illegal or reserved.
- 54 Exiting power down at clock edge *n* will put the device in all the banks idle state in time for clock edge *n+1*(provided the tCKS is met)
- 55 Exiting self refresh at clock edge *n* will put the device in all the banks idle state once tXSR is met. Command Inhibit or NOP commands should be issued on any clock edges occuring during the tXSR period. A minimum of two NOP commands must be provided during the tXSR period.
- 56 After exiting clock suspend at clock edge *n*, the device will resume operation and recognize the next command at clock edge *n+1*.

Table 10. Current State Bank *n*, Command to Bank *n*^[57.58.59.60.61.62.] .

Current State	CS#	RAS#	CAS#	WE#	Command(Action)
Any	H	X	X	X	COMMAND INHIBIT (NOP/Continue previous)
	L	H	H	H	NO OPERATION (NOP/Continue previous operation)
Idle	L	L	H	H	ACTIVE (Select and activate row)
	L	L	L	H	AUTO REFRESH ^[63.]
	L	L	L	L	LOAD MODE REGISTER ^[63.]
	L	L	H	L	PRECHARGE ^[67.]
Row Active	L	H	L	H	READ (Select column and start READ burst) ^[66.]
	L	H	L	L	WRITE (Select column and start WRITE burst) ^[66.]
	L	L	H	L	PRECHARGE (Deactivate row in bank or banks) ^[64.]
Read(Auto Precharge Disabled)	L	H	L	H	READ (Select column and start new READ burst) ^[66.]
	L	H	H	L	WRITE (Select column and start WRITE burst) ^[66.]
	L	L	H	L	PRECHARGE (Truncate READ burst, start
	L	H	L	L	BURST TERMINATE ^[65.]
Write (Auto Precharge)	L	H	L	H	READ (Select column and start READ burst) ^[66.]
	L	H	L	L	WRITE (Select column and start new WRITE burst) ^[66.]
	L	L	H	L	PRECHARGE (Truncate WRITE burst, start
	L	H	H	L	BURST TERMINATE ^[65.]

Note :

- 57 This table applies when CKE_{n-1} was HIGH and CKE_n is HIGH (see Table 9.) and after tXSR has been met (if the previous state was self refresh).
- 58 This table is bank-specific, except where noted; i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 59 Current state definitions: Idle: The bank has been precharged, and tRP has been met. Row Active: A row in the bank has been activated,



32Mx16bit Synchronous DRAM (SDRAM)

CS56SD512

and tRCD has been met. No data bursts/accesses and no register accesses are in progress. Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated. Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

- 60 The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Table 10. and according to Table 11. . Precharging: Starts with registration of a PRECHARGE command and ends when tRP is met. Once tRP is met, the bank will be in the idle state. Row Activating: Starts with registration of an ACTIVE command and ends when tRCD is met. Once tRCD is met, the bank will be in the row active state. Read w/Auto Precharge Enabled: Starts with registration of a READ command with auto precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state. Write w/Auto Precharge Enabled: Starts with registration of a WRITE command with auto precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.
- 61 The following states must not be interrupted by any executable command; COMMAND INHIBIT or NOP commands must be applied on each positive clock edge during these states. Refreshing: Starts with registration of an AUTO REFRESH command and ends when tRC is met. Once tRC is met, the SDRAM will be in the all banks idle state. Accessing Mode Register: Starts with registration of a LOAD MODE REGISTER command and ends when tMRD has been met. Once tMRD is met, the SDRAM will be in the all banks idle state. Precharging All: Starts with registration of a PRECHARGE ALL command and ends when tRP is met. Once tRP is met, all banks will be in the idle state.
- 62 All states and sequences not shown are illegal or reserved.
- 63 Not bank-specific; requires that all banks are idle.
- 64 May or may not be bank-specific; if all banks are to be precharged, all must be in a valid state for precharging.
- 65 Not bank-specific; BURST TERMINATE affects the most recent READ or WRITE burst, regardless of bank.
- 66 READs or WRITEs listed in the Command (Action) column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 67 Does not affect the state of the bank and acts as a NOP to that bank.

Table 11. Current State Bank n, Command to Bank n^[68,69,70,71,72,73]

Current State	CS#	RAS#	CAS#	WE#	Command (Action)
Any	H	X	X	X	COMMAND INHIBIT (NOP/Continue previous operation)
	L	H	H	H	NO OPERATION (NOP/Continue previous operation)
Idle	X	X	X	X	Any Command Otherwise Allowed to Bank <i>m</i>
Row Activating,	L	L	H	H	ACTIVE (Select and activate row)
Active, or Precharging	L	H	L	H	READ (Select column and start READ burst) ^[74.]
	L	H	L	L	WRITE (Select column and start WRITE burst) ^[74.]
	L	L	H	L	PRECHARGE



32Mx16bit Synchronous DRAM (SDRAM)

CS56SD512

Read(Auto Precharge Disabled)	L	L	H	H	ACTIVE (Select and activate row)
	L	H	L	H	READ (Select column and start new READ burst) ^[74.78.]
	L	H	L	L	WRITE (Select column and start WRITE burst) ^[74.79.]
	L	L	H	L	PRECHARGE ^[76.]
Write(Auto Precharge Disabled)	L	L	H	H	ACTIVE (Select and activate row)
	L	H	L	H	READ (Select column and start READ burst) ^[74.79.]
	L	H	L	L	WRITE (Select column and start new WRITE burst) ^[74.79.]
	L	L	H	L	PRECHARGE ^[76.]
Read (With Auto Precharge)	L	L	H	L	ACTIVE (Select and activate row)
	L	H	L	H	READ (Select column and start new READ burst) ^[74.78.]
	L	H	L	L	WRITE (Select column and start WRITE burst) ^[74.75.82.]
	L	L	H	L	PRECHARGE ^[76.]
Write (With Auto Precharge)	L	L	H	H	ACTIVE (Select and activate row)
	L	H	L	H	READ (Select column and start READ burst) ^[74.75.83.]
	L	H	L	L	WRITE (Select column and start new WRITE burst) ^[74.75.83.]
	L	L	H	L	PRECHARGE ^[76.]


Note :

- 68 This table applies when CKEn-1 was HIGH and CKEn is HIGH and after tXSR has been met (if the previous state was self refresh).
- 69 This table describes alternate bank operation, except where noted; i.e., the current state is for bank *n* and the commands shown are those allowed to be issued to bank *m* (assuming that bank *m* is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 70 Current state definitions: Idle: The bank has been precharged, and tRP has been met. Row Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress. Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated. Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated. Read w/Auto Precharge Enabled: Starts with registration of a READ command with auto precharge enabled, and ends when tRP has been met. Once tRP is met, the bank will be in the idle state. Write w/Auto Precharge Enabled: Starts with registration of a WRITE command with auto precharge enabled, and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.
- 71 AUTO REFRESH, SELF REFRESH and LOAD MODE REGISTER commands may only be issued when all banks are idle.
- 72 A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 73 All states and sequences not shown are illegal or reserved.
- 74 READs or WRITEs to bank *m* listed in the Command (Action) column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 75 CONCURRENT AUTO PRECHARGE: Bank *n* will initiate the auto precharge command when its burst has been interrupted by bank *m*'s burst.




- 76 Burst in bank n continues as initiated.
- 77 For a READ without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the READ on bank n , CAS latency later.
- 78 For a READ without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the READ on bank n when registered. DQM should be used two clock prior to the WRITE command to prevent bus contention.
- 79 For a WRITE without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the WRITE on bank n when registered, with the data-out appearing CAS latency later. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m .
- 80 For a WRITE without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the WRITE on bank n when registered. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m .
- 81 For a READ with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the READ on bank n , CAS latency later. The PRECHARGE to bank n will begin when the READ to bank m is registered (Figure 25.).
- 82 For a READ with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the READ on bank n when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank n will begin when the WRITE to bank m is registered (Figure 26.).
- 83 For a WRITE with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the WRITE on bank n when registered, with the data-out appearing CAS latency later. The PRECHARGE to bank n will begin after t_{WR} is met, where t_{WR} begins when the READ to bank m is registered. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m (Figure 27.).
- 84 For a WRITE with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the WRITE on bank n when registered. The PRECHARGE to bank n will begin after t_{WR} is met, where t_{WR} begins when the WRITE to bank m is registered. The last valid WRITE to bank n will be data registered one clock prior to the WRITE to bank m (Figure 28.).

15. Order Information



16. Package Outline Dimensions:

- 54L TSOP2-400mil



SYMBOL UNIT		A	A1	A2	b	b1	c	c1	D	E	E1	e	L	L1	y	θ
mm	Min.	-	0.05	0.95	0.30	0.30	0.12	0.12	22.12	10.06	11.56	0.70	0.40	0.70	-	0°
	Nom.	-	0.10	1.00	-	-	-	-	22.22	10.16	11.76	0.80	0.50	0.80	-	-
	Max.	1.20	0.15	1.05	0.45	0.40	0.21	0.16	22.32	10.26	11.96	0.90	0.60	0.90	0.1	8°
inch	Min.	-	0.002	0.037	0.012	0.012	0.005	0.005	0.871	0.396	0.455	0.028	0.016	0.028	-	0°
	Nom.	-	0.004	0.039	-	-	-	-	0.875	0.400	0.463	0.031	0.020	0.031	-	-
	Max.	0.047	0.006	0.041	0.018	0.016	0.008	0.006	0.879	0.404	0.471	0.035	0.024	0.035	0.004	8°