

512K Word By 8 Bit

CS18LV41963

|              |            | Cover              | Sheet and Revision Status   |                         |
|--------------|------------|--------------------|---|-------------------------|
| 版別<br>(Rev.) | DCC<br>No. | 生效日<br>(Eff. Date) | 變更說明<br>(Change Description)  | 發行人<br>(Originator<br>) |
| 1.0          | 20160057   | Jul. 12, 2016      | New issue   | Hank Lin                |
| 2.0          | 20170013   | Jun. 22, 2017      | Revise 32L STSOP(I)-8x13.4mm package outline                            | Hank Lin                |
| 3.0          | 20200019   | Dec. 29, 2020      | Revise ICC (operating current)  | Hank Lin                |
|              |            |                    | 45ns- 20mA, 55ns- 20mA, 70ns- 15mA                                      |                         |
| 4.0          | 20230006   | Mar. 21, 2023      | Revise I <sub>CCDR</sub> (TYP. & MAX) from (0.3uA & 2uA) to (2uA & 6uA) | Hank Lin                |
|              |            |                    |   |                         |
|              |            |                    |   |                         |
|              |            |                    |   |                         |
|              |            |                    |   |                         |
|              |            |                    |   |                         |
|              |            |                    |   |                         |
|              |            |                    |   |                         |
|              |            |                    |   |                         |
|              |            |                    |   |                         |
|              |            |                    |   |                         |
|              |            |                    |   |                         |
|              |            |                    |   |                         |
|              |            |                    |   |                         |
|              |            |                    |   |                         |
|              |            |                    |   |                         |
|              |            |                    |   |                         |



## 512K Word By 8 Bit

## CS18LV41963

| GENERAL DESCRIPTION  | 1  |
|--|----|
| FEATURES   | 1  |
| Product Family   | 1  |
| PIN CONFIGURATIONS   | 2  |
| FUNCTIONAL BLOCK DIAGRAM   | 2  |
| PIN DESCRIPTIONS   | 3  |
| TRUTH TABLE  | 3  |
| ABSOLUTE MAXIMUM RATINGS (1)   | 4  |
| OPERATING RANGE  | 4  |
| CAPACITANCE (1) (TA = 25°C, f =1.0 MHz)  | 4  |
| DC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0 $^{\circ}$ C to + 70 $^{\circ}$ C , V <sub>CC</sub> = 3.0V ) | 5  |
| DATA RETENTION CHARACTERISTICS ( $T_A = 0^{\circ}C$ to + $70^{\circ}C$ )                                       | 6  |
| LOW V <sub>CC</sub> DATA RETENTION WAVEFORM (/CE Controlled)   | 6  |
| AC TEST CONDITIONS   | 7  |
| KEY TO SWITCHING WAVEFORMS   | 7  |
| AC TEST LOADS AND WAVEFORMS  | 7  |
| AC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0 $^{\circ}$ C to + 70 $^{\circ}$ C , V <sub>CC</sub> = 3.0V ) | 8  |
| SWITCHING WAVEFORMS (READ CYCLE)   | 9  |
| AC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0 $^{\circ}$ C to + 70 $^{\circ}$ C , V <sub>CC</sub> = 3.0V ) | 10 |
| SWITCHING WAVEFORMS (WRITE CYCLE)  | 11 |
| ORDER INFORMATION  | 12 |
| DACKACE OUTLINE  | 12 |



512K Word By 8 Bit

CS18LV41963

#### **GENERAL DESCRIPTION**

The CS18LV41963 is a high performance, high speed, and super low power CMOS Static Random Access Memory organized as 524,288 words by 8 bits and operates from a wide range of 2.7 to 3.6V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.50uA and maximum access time of 45/55/70ns in 3.0V operation. Easy memory expansion is provided by an active LOW chip enable (/CE) and active LOW output enable (/OE) and three-state output drivers.

The CS18LV41963 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The CS18LV41963 is available in JEDEC standard 32-pin sTSOP 1 -8x13.4 mm, TSOP 1 -8x20mm, TSOP 2 -400mil and SOP -450 mil packages.

#### **FEATURES**

Low operation voltage: 2.7 ~ 3.6V

Ultra low power consumption :

■ operating current: 20mA (Max.) @t<sub>AA</sub>=45ns

■ standby current : 2uA (Typ.)

Fast access time: 45/55/70ns (Max.)

Automatic power down when chip is deselected.

• Three state outputs and TTL compatible, fully static operation

Data retention supply voltage as low as 1.5V.

## **Product Family**


| Product<br>Family | Operating<br>Temp | Standby (Max.)<br>(Vcc = 3.6V) | Vcc. Range<br>(V) | Speed (ns) | Package Type                         |
|-------------------|-------------------|--------------------------------|-------------------|------------|--------------------------------------|
| CS18LV41963       | 0~70°C            | 8 uA                           | 2.7~3.6           |            | 32L SOP<br>32L STSOP 1<br>32L TSOP 1 |
|                   | -40~85°C          | o uA                           | 2.7~3.0           |            | 32L TSOP 1<br>32L TSOP 2<br>Dice     |




512K Word By 8 Bit


CS18LV41963

#### PIN CONFIGURATIONS





#### **FUNCTIONAL BLOCK DIAGRAM**





512K Word By 8 Bit

CS18LV41963

### **PIN DESCRIPTIONS**

| Name     | Type  | Function  |
|----------|-------|---|
| A0 – A18 | Input | Address inputs for selecting one of the 524,288 x 8 bit words in the RAM  |
| /CE      | Input | /CE is active LOW. Chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and in a standby power down mode. The DQ pins will be in high impedance state when the device is deselected.                 |
| /WE      | Input | The Write enable input is active LOW. It controls read and write operations. With the chip selected, when /WE is HIGH and /OE is LOW, output data will be present on the DQ pins, when /WE is LOW, the data present on the DQ pins will be written into the selected memory location. |
| /OE      | Input | The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when /OE is inactive.                |
| DQ0~DQ7  | I/O   | These 8 bi-directional ports are used to read data from or write data into the RAM.   |
| Vcc      | Power | Power Supply  |
| Gnd      | Power | Ground  |
| NC       |       | No connection   |

### **TRUTH TABLE**

| MODE            | /CE | /WE | /OE | DQ0~7            | Vcc Current   |
|-----------------|-----|-----|-----|------------------|---------------|
| Standby         | Н   | X   | X   | High Z           | Iccsb, Iccsb1 |
| Output Disabled | L   | Н   | Н   | High Z           | Icc           |
| Read            | L   | Н   | L   | D <sub>оит</sub> | Icc           |
| Write           | L   | L   | X   | DIN              | Icc           |



512K Word By 8 Bit

CS18LV41963

### **ABSOLUTE MAXIMUM RATINGS (1)**

| Symbol            | Parameter                            | Rating          | Unit |
|-------------------|--------------------------------------|-----------------|------|
| VTERM             | Terminal Voltage with Respect to GND | -0.5 to Vcc+0.5 | ٧    |
| T <sub>BIAS</sub> | Temperature Under Bias               | -40 to +85      | οС   |
| Tstg              | Storage Temperature                  | -65 to +150     | οС   |
| Рт                | Power Dissipation                    | 1.0             | W    |

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **OPERATING RANGE**

| Range      | Ambient Temperature | Vcc         |  |  |  |
|------------|---------------------|-------------|--|--|--|
| Commercial | 0~70°C              | 2.7V ~ 3.6V |  |  |  |
| Industrial | -40~85°C            | 2.7V ~ 3.6V |  |  |  |

## CAPACITANCE (1) (TA = 25°C, f = 1.0 MHz)

| Symbol          | Parameter                | Conditions           | MAX. | Unit |
|-----------------|--------------------------|----------------------|------|------|
| C <sub>IN</sub> | Input Capacitance        | V <sub>IN</sub> =0V  | 6    | pF   |
| $C_{DQ}$        | Input/output Capacitance | V <sub>I/O</sub> =0V | 8    | pF   |

This parameter is guaranteed and not tested.



### 512K Word By 8 Bit

CS18LV41963

### 

| Parameter<br>Name                  | Parameter                                       | Test Conduction   |      | MIN  | TYP <sup>(1)</sup> | MAX         | Uni<br>t |
|------------------------------------|---|---|------|------|--------------------|-------------|----------|
| VIL                                | Guaranteed Input<br>Low Voltage (3)             | Vcc=3V  |      | -0.3 |                    | 0.8         | V        |
| V <sub>IH</sub>                    | Guaranteed Input<br>High Voltage <sup>(2)</sup> | V <sub>CC</sub> =3V   |      | 2.2  |                    | Vcc+0.<br>2 | V        |
| IIL                                | Input Leakage<br>Current                        | V <sub>CC</sub> =MAX, V <sub>IN</sub> =0 to V <sub>CC</sub>                                       |      | -1   |                    | 1           | uA       |
| loL                                | Output Leakage<br>Current                       | Vcc=MAX, /CE=V <sub>IN</sub> , or<br>/OE=V <sub>IN</sub> , V <sub>IO</sub> =0V to V <sub>CC</sub> |      | -1   |                    | 1           | uA       |
| Vol                                | Output Low Voltage                              | V <sub>CC</sub> =MAX, I <sub>OL</sub> = 2mA   |      |      |                    | 0.4         | V        |
| Vон                                | Output High<br>Voltage                          | V <sub>CC</sub> =MIN, I <sub>OH</sub> = -1mA  |      | 2.4  |                    |             | V        |
|                                    | Operating Power                                 | /CE=V <sub>IL</sub> , I <sub>DQ</sub> =0mA,   | 45ns |      |                    | 20          |          |
| Icc                                | Supply Current                                  | F=F <sub>MAX</sub> (3)  | 55ns |      |                    | 20          | mA       |
| V <sub>OL</sub><br>V <sub>OH</sub> | Cuppiy Curront                                  | 70ns  |      |      |                    | 15          |          |
| Іссѕв                              | Standby Supply -<br>TTL                         | /CE=V <sub>IH</sub> , I <sub>DQ</sub> =0mA,   |      |      |                    | 0.3         | mA       |
| I <sub>CCSB1</sub>                 | Standby Current                                 | /CE $\geq$ Vcc-0.2V, VIN $\geq$ Vcc-0.2V or VIN $\leq$ 0.2V                                       |      |      | 2                  | 6           | uA       |
| 100301                             | -CMOS   |   |      |      |                    | ь           | uA       |

<sup>1.</sup> Typical characteristics are at  $T_A = 25 \, \text{C}$ .

<sup>2.</sup> Overshoot : Vcc +2.0V in case of pulse width ≤20ns.

<sup>3.</sup> Undershoot : - 2.0V in case of pulse width ≤20ns.

<sup>4.</sup> Overshoot and undershoot are sampled, not 100% tested.

512K Word By 8 Bit


CS18LV41963

### **DATA RETENTION CHARACTERISTICS** ( $T_A = 0^{\circ}$ to $+ 70^{\circ}$ )

| Parameter<br>Name | Parameter                               | Test Conduction                                | MIN                 | TYP | MAX | Unit |
|-------------------|---|--|---------------------|-----|-----|------|
| VDR               | Vcc for Data Retention                  | /CE≧V <sub>CC</sub> -0.2V, V <sub>IN</sub> ≧   | 1.5                 |     |     | V    |
| <b>V</b> DR       | VCC 101 Data Neterition                 | V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≦0.2V | 1.0                 |     |     | V    |
| Iccdr             | Data Datastian Current                  | /CE≧Vcc-0.2V, Vcc=1.5V,                        |                     | 2   | 6   |      |
|                   | Data Retention Current                  | VIN≧Vcc-0.2V or VIN≦0.2V                       |                     | 2   | 0   | uA   |
| Tcdr              | Chip Deselect to Data<br>Retention Time | Coo Detention Waysform                         | 0                   |     |     | ns   |
| t <sub>R</sub>    | Operation Recovery Time                 | See Retention Waveform                         | t <sub>RC</sub> (1) |     |     | ns   |

<sup>1.</sup> Read Cycle Time.

## LOW Vcc DATA RETENTION WAVEFORM (/CE Controlled)






512K Word By 8 Bit

CS18LV41963

### AC TEST CONDITIONS KEY TO SWITCHING WAVEFORMS

| Input Pulse<br>Levels                         | Vcc/0V                     | WAVEFORMS | INPUTS                                | OUTPUTS                                       |
|---|----------------------------|-----------|---------------------------------------|---|
| Input Rise and Fall Times                     | 3ns                        |           | MUST BE STEADY                        | MUST BE STEADY                                |
| Input and Output<br>Timing Reference<br>Level | 0.5Vcc                     |           | MAY CHANGE                            | WILL BE CHANGE                                |
| Output Load                                   | See<br>FIGURE 1A<br>and 1B |           | FROM H TO L                           | FROM H TO L                                   |
|   |                            |           | MAY CHANGE<br>FROM L TO H             | WILL BE CHANGE<br>FROM L TO H                 |
|   |                            |           | DON'T CARE ANY<br>CHANGE<br>PERMITTED | CHANGE STATE<br>UNKNOWN                       |
|   |                            |           | DOES NOT APPLY                        | CENTER LINE IS<br>HIGH IMPEDANCE<br>OFF STATE |

### **AC TEST LOADS AND WAVEFORMS**





512K Word By 8 Bit

CS18LV41963


## 

#### < READ CYCLE >


| JEDEC             | Parameter        | Description                             |    | 45ns |     | 55ns |     | 70ns |      |
|-------------------|------------------|---|----|------|-----|------|-----|------|------|
| Parameter<br>Name | Name             |   |    | MAX  | MIN | MAX  | MIN | MAX  | Unit |
| tavax             | t <sub>RC</sub>  | Read Cycle Time                         | 45 |      | 55  |      | 70  |      | ns   |
| t <sub>AVQV</sub> | t <sub>AA</sub>  | Address Access Time                     |    | 45   |     | 55   |     | 70   | ns   |
| telav             | tco              | Chip Select Access Time (/CE)           |    | 45   |     | 55   |     | 70   | ns   |
| tGLQV             | toe              | Output Enable to Output<br>Valid        |    | 22   |     | 25   |     | 35   | ns   |
| t <sub>ELQX</sub> | tız              | Chip Select to Output Low Z (/CE)       | 10 |      | 10  |      | 10  |      | ns   |
| tGLQX             | toLZ             | Output Enable to Output in<br>Low Z     | 5  |      | 5   |      | 5   |      | ns   |
| tенqz             | tснz             | Chip Deselect to Output in High Z (/CE) |    | 18   |     | 20   |     | 25   | ns   |
| t <sub>GHQZ</sub> | t <sub>онz</sub> | Output Disable to Output in High Z      |    | 18   |     | 20   |     | 25   | ns   |
| taxox             | tон              | Out Disable to Address<br>Change        | 10 |      | 10  |      | 10  |      | ns   |

### **SWITCHING WAVEFORMS (READ CYCLE)**

#### **READ CYCLE 1.**



#### **READ CYCLE 2.**



#### NOTES:

- 1. t<sub>HZ</sub> and t<sub>OHZ</sub> are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- At any given temperature and voltage condition, t<sub>HZ</sub> (Max.) is less than t<sub>LZ</sub> (Min.) both for a given device and from device to device
  interconnection.



512K Word By 8 Bit

CS18LV41963


### 

#### < WRITE CYCLE >


| JEDEC              | Parameter       |                                   | 45  | ins | 55  | ins | 70  |     |      |
|--------------------|-----------------|-----------------------------------|-----|-----|-----|-----|-----|-----|------|
| Parameter<br>Name  | Name            | Description                       | MIN | MAX | MIN | MAX | MIN | MAX | Unit |
| tavax              | twc             | Write Cycle Time                  | 45  |     | 55  |     | 70  |     | ns   |
| t <sub>E1LWH</sub> | t <sub>CW</sub> | Chip Select to End of Write       | 35  |     | 45  |     | 60  |     | ns   |
| tavwl              | tas             | Address Setup Time                | 0   |     | 0   |     | 0   |     | ns   |
| tavwh              | t <sub>AW</sub> | Address Valid to End of<br>Write  | 35  |     | 45  |     | 60  |     | ns   |
| twlwh              | twp             | Write Pulse Width                 | 35  |     | 40  |     | 55  |     | ns   |
| twhax              | t <sub>WR</sub> | Write Recovery Time<br>(/CE, /WE) | 0   |     | 0   |     | 0   |     | ns   |
| twLqz              | twнz            | Write to Output in High Z         |     | 18  |     | 20  |     | 25  | ns   |
| t <sub>DVWH</sub>  | t <sub>DW</sub> | Data to Write Time<br>Overlap     | 25  |     | 25  |     | 30  |     | ns   |
| twndx              | tон             | Data Hold from Write<br>Time      | 0   |     | 0   |     | 0   |     | ns   |
| twнох              | tow             | End of Write to Output<br>Active  | 5   |     | 5   |     | 5   |     | ns   |

### **SWITCHING WAVEFORMS (WRITE CYCLE)**

#### WRITE CYCLE 1. (/WE Controlled)



#### WRITE CYCLE 2. (/CE1 Controlled)



#### NOTES:

1. A write occurs during the overlap (twp) of low /CE and low /WE. A write begins at the latest transition among /CE goes low. A write ends at the earliest transition when /CE goes high and /WE goes high. The twp is measured from the beginning of the write to the end




512K Word By 8 Bit

CS18LV41963

of write.

- 2.  $t_{CW}$  is measured from the /CE going low to end of write.
- 3.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 4. twR is measured from the end or write to the address change. TWR applied in case a write ends as /CE or /WE going high.


#### ORDER INFORMATION





Note: Package material code "R" meets ROHS


### **PACKAGE OUTLINE**


#### 32L SOP-450mil











SECTION A-A

Note: Plating thickness spec: 0.3 mil ~ 0.8 mil.


| UNIT | MBOL | A     | Al    | A2     | ь     | bl    | c     | cl    | D      | Е      | El     | e     | L     | Ll    | у     | Θ   |
|------|------|-------|-------|--------|-------|-------|-------|-------|--------|--------|--------|-------|-------|-------|-------|-----|
|      | Min. | 2.645 | 0.102 | 2.540  | 0.35  | 0.35  | 0.15  | 0.15  | 20.320 | 11.176 | 13.792 | 1.118 | 0.584 | 1.194 | -     | 0°  |
| mm   | Nom. | 2.821 | 0.229 | 2.680  | -     | -     | -     | -     | 20.447 | 11.303 | 14.097 | 1.270 | 0.834 | 1.397 | -     | -   |
|      | Max. | 2.997 | 0.356 | 2.820  | 0.50  | 0.46  | 0.32  | 0.28  | 20.574 | 11.430 | 14.402 | 1.422 | 1.084 | 1.600 | 0.1   | 10° |
|      | Min. | 0.104 | 0.004 | 0.1000 | 0.014 | 0.014 | 0.006 | 0.006 | 0.800  | 0.440  | 0.543  | 0.044 | 0.023 | 0.047 | -     | 0°  |
| inch | Nom. | 0.111 | 0.009 | 0.1055 | ı     | -     | -     | -     | 0.805  | 0.445  | 0.555  | 0.050 | 0.033 | 0.055 | -     | -   |
|      | Max. | 0.118 | 0.014 | 0.1110 | 0.020 | 0.018 | 0.012 | 0.011 | 0.810  | 0.450  | 0.567  | 0.056 | 0.043 | 0.063 | 0.004 | 10° |



512K Word By 8 Bit

CS18LV41963

### 32L STSOP (I)-8x13.4mm



Note: Dimensions D1 and E do not include mold protrusions.


D1 and E are maximum plastic body size dimensions including mold mismatch.

| SY   | MBOL | A     | Al    | A2    | ь     | bl    | c     | cl    | E     | e             | D     | Dl    | L     | Ll           | LE    | S              | Θ |
|------|------|-------|-------|-------|-------|-------|-------|-------|-------|---------------|-------|-------|-------|--------------|-------|----------------|---|
|      | Min. |       | 0.05  | 0.90  | 0.17  | 0.17  | 0.10  | 0.10  | 7.90  | 0.50<br>TYP.  | 13.20 | 11.70 | 0.30  |              | 0.675 | 0.278<br>TYP.  | 0 |
| mm   | Nom. |       |       | 1.00  | 0.22  | 0.20  | 1     | -     | 8.00  |               | 13.40 | 11.80 | 0.50  | 0.25<br>BSC  |       |                | 3 |
|      | Max. | 1.20  |       | 1.05  | 0.27  | 0.23  | 0.21  | 0.16  | 8.10  |               | 13.60 | 11.90 | 0.70  |              |       |                | 5 |
|      | Min. |       | 0.002 | 0.035 | 0.007 | 0.007 | 0.004 | 0.004 | 0.311 | 0.020<br>TYP. | 0.520 | 0.461 | 0.012 |              | 0.027 |                | 0 |
| inch | Nom. |       |       | 0.039 | 0.009 | 0.008 | -     | -     | 0.315 |               | 0.528 | 0.465 | 0.020 | 0.010<br>BSC |       | 0.0109<br>TYP. | 3 |
|      | Max. | 0.047 |       | 0.041 | 0.011 | 0.009 | 0.008 | 0.006 | 0.319 |               | 0.535 | 0.469 | 0.028 | 230          |       |                | 5 |



512K Word By 8 Bit


### 32L TSOP (I)-8x20mm



Note: Plating thickness spec: 0.3 mil ~ 0.8 mil

|      | rote. I fating thickness spec : 0.5 mir = 0.6 mir. |        |       |       |       |       |       |       |       |       |       |       |        |        |       |    |
|------|--|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|--------|--------|-------|----|
| UNIT | MBOL   | A      | Al    | A2    | ь     | bl    | c     | cl    | D     | E     | e     | HD    | L      | Ll     | у     | Θ  |
|      | Min.   | 1.00   | 0.05  | 0.95  | 0.17  | 0.17  | 0.10  | 0.10  | 18.30 | 7.90  | 0.40  | 19.80 | 0.40   | 0.70   | -     | 0° |
| mm   | Nom.   | 1.10   | 0.10  | 1.00  | 0.22  | 0.20  | 1     | -     | 18.40 | 8.00  | 0.50  | 20.00 | 0.50   | 0.80   | -     | -  |
|      | Max.   | 1.20   | 0.15  | 1.05  | 0.27  | 0.23  | 0.21  | 0.16  | 18.50 | 8.10  | 0.60  | 20.20 | 0.70   | 0.90   | 0.1   | 8° |
|      | Min.   | 0.0393 | 0.002 | 0.037 | 0.007 | 0.007 | 0.004 | 0.004 | 0.720 | 0.311 | 0.016 | 0.779 | 0.0157 | 0.0275 | -     | 0° |
| inch | Nom.   | 0.0433 | 0.004 | 0.039 | 0.009 | 0.008 | ı     | ı     | 0.724 | 0.315 | 0.020 | 0.787 | 0.0197 | 0.0315 | ı     | -  |
|      | Max.   | 0.0473 | 0.006 | 0.041 | 0.011 | 0.009 | 0.008 | 0.006 | 0.728 | 0.319 | 0.024 | 0.795 | 0.0277 | 0.0355 | 0.004 | 8° |

#### 32L TSOP2-400mil



Note: Plating thickness spec: 0.3 mil ~ 0.8 mil.

|      | 1 lating thickness spec . v.5 min = v.6 min. |       |       |       |       |       |       |       |       |       |       |              |       |                     |            |       |      |                       |      |
|------|--|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|--------------|-------|---------------------|------------|-------|------|-----------------------|------|
| UNIT | MBOL   | A     | Al    | A2    | ь     | ы     | c     | cl    | D     | E     | El    | e            | L     | Ll                  | L2         | R     | Rl   | ZD                    | Y    |
|      | Min.   | ı     | 0.05  | 0.95  | 0.30  | 0.30  | 0.12  | 0.10  | 20.82 | 11.56 | 10.03 | 1.27<br>bsc  | 0.40  | 0.25 0.8<br>bsc ref |            | 0.12  | 0.12 |                       | -    |
| mm   | Nom.   | ı     | 0.10  | 1.00  | 1     | 0.40  | 1     | 0.127 | 20.95 | 11.76 | 10.16 |              | 0.50  |                     | 0.8<br>ref | 1     | _    | 0.95<br>ref           | -    |
|      | Max.   | 1.20  | 0.15  | 1.05  | 0.52  | 0.45  | 0.21  | 0.16  | 21.08 | 11.96 | 10.29 |              | 0.60  |                     |            | 0.25  | ı    |                       | 0.10 |
|      | Min.   | -     | 0.002 | 0.037 | 0.012 | 0.012 | 0.005 | 0.004 | 0.820 | 0.455 |       | 0.050<br>bsc | 0.016 |                     |            | 0.005 |      | 005<br>- 0.037<br>ref | -    |
| inch | Nom.   | -     | 0.004 | 0.039 | -     | 0.016 | -     | 0.005 | 0.825 | 0.463 | 0.400 |              | 0.020 | bsc ref             |            | -     | _    |                       | -    |
|      | Max.   | 0.047 | 0.006 | 0.042 | 0.020 | 0.018 | 0.008 | 0.006 | 0.830 | 0.471 | 0.405 |              | 0.024 |                     | 0.010      | _     |      | 0.004                 |      |