

256k Word x 16 bit

CS16LV41965

	Cover Sheet and Revision Status					
版別 (Rev.)	DCC No.	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)		
1.0	20170009					
	20170009 20200019	Jun. 08, 2017 Dec. 29, 2020	New issue Revise ICC (operating current) 45ns- 20mA, 55ns- 20mA, 70ns- 15mA	Hank Lin Hank Lin		



#### 256k Word x 16 bit

## CS16LV41965

GENERAL DESCRIPTION	1
FEATURES	1
Product Family	1
PIN CONFIGURATIONS	2
FUNCTIONAL BLOCK DIAGRAM	2
PIN DESCRIPTIONS	3
TRUTH TABLE	3
ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>	4
DC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0°C to 70°C, V <sub>CC</sub> = 5.0V)	4
OPERATING RANGE	5
DATA RETENTION CHARACTERISTICS (T <sub>A</sub> = 0°C to + 70°C)	5
CAPACITANCE <sup>(1)</sup> (T <sub>A</sub> = 25°C, f =1.0 MHz)	6
AC TEST CONDITIONS	7
KEY TO SWITCHING WAVEFORMS	7
AC TEST LOADS AND WAVEFORMS	7
AC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0°C to + 70°C, V <sub>CC</sub> = 5.0V)	8
SWITCHING WAVEFORMS (READ CYCLE)	9
AC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0 °Cto + 70°C, Vcc = 5.0V)	10
ORDER INFORMATION	12
DACKAGE OUTLINE	12



256k Word x 16 bit

CS16LV41965

#### **GENERAL DESCRIPTION**

The CS16LV41965 is a high performance, high speed, super low power CMOS Static Random Access Memory organized as 262,144 words by 16 bits and operates from a wide range of 4.5 to 5.5V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 2uA and maximum access time of 45/55/70ns in 5.0V operation. Easy memory expansion is provided by an active LOW chip enable (/CE) and active LOW output enable (/OE) and three-state output drivers.

The CS16LV41965 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The CS16LV41965 is available in JEDEC standard 44-pin TSOP 2 and 48 ball TFBGA package.

### **FEATURES**

■ Low operation voltage : 4.5 ~ 5.5V

Ultra low power consumption :

■ operating current: 20mA (Max.) @t<sub>AA</sub>=45ns

■ standby current : 2uA (Typ.)

Fast access time: 45/55/70ns (Max.)

Automatic power down when chip is deselected.

Three state outputs and TTL compatible, fully static operation

Data retention supply voltage as low as 1.5V.

## **Product Family**


Product Family	Operating Temp	Vcc. Range (V)	Speed (ns)	Standby (Max.)	Package Type	
CS16LV41965	0~70°C	4.5~5.5	45/55/70	8 uA	44 TSOP 2-400mil	
C310LV41903	-40~85°C			(Vcc = 5.5V)	48 TFBGA_6x8mm	




256k Word x 16 bit


CS16LV41965

#### PIN CONFIGURATIONS





#### **FUNCTIONAL BLOCK DIAGRAM**





256k Word x 16 bit

CS16LV41965

### **PIN DESCRIPTIONS**

Name	Туре	Function
A0 – A17	Input	Address inputs for selecting one of the 262,144 x 16 bit words in the RAM
		/CE is active LOW. Chip enable must be active when data read from or
/CE	Innut	write to the device. If chip enable is not active, the device is deselected
/CE	Input	and in a standby power mode. The DQ pins will be in high impedance
		state when the device is deselected.
		The Write enable input is active LOW. It controls read and write
/WE	Input	operations. With the chip selected, when /WE is HIGH and /OE is LOW,
/ V V E		output data will be present on the DQ pins, when /WE is LOW, the data
		present on the DQ pins will be written into the selected memory location.
	Input	The output enable input is active LOW. If the output enable is active while
/OE		the chip is selected and the write enable is inactive, data will be present
/OL		on the DQ pins and they will be enabled. The DQ pins will be in the high
		impedance state when /OE is inactive.
/LB and /UB	Input	Lower byte and upper byte data input/output control pins.
DQ0~DQ15	I/O	These 16 bi-directional ports are used to read data from or write data into
DQ0~DQ15	Ş	the RAM.
Vcc	Power	Power Supply
Gnd	Power	Ground

### **TRUTH TABLE**

MODE	/CE	/WE	/OE	/LB	/UB	DQ0~7	DQ8~15	Vcc Current
Standby	Х	Х	Х	Н	Н	Lligh 7	∐iah 7	lasas lasas
Standby	Н	X	X	Х	Χ	High Z	High Z	ICCSB, ICCSB1
Output Disabled	L	Н	Н	Х	Χ	High Z	High Z	Icc
				L	L	Dout	<b>D</b> оит	Icc
Read	L	Н	L	Н	L	High Z	<b>D</b> оит	Icc
				L	Ι	Dout	High Z	Icc
				L	L	DIN	DIN	Icc
Write	L	L	Х	Н	L	Х	Din	lcc
				L	Н	D <sub>IN</sub>	Χ	Icc



256k Word x 16 bit

CS16LV41965

## ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Parameter	Rating	Unit
VTERM	TerMin.al Voltage with Respect to GND	-0.5 to Vcc+0.5	\
TBIAS	Temperature Under Bias	-40 to +125	οС
T <sub>STG</sub>	Storage Temperature	-60 to +150	οС
PT	Power Dissipation	1.0	W
Іоит	DC Output Current	30	mA

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
reliability.

## DC ELECTRICAL CHARACTERISTICS (TA = 0°C to 70°C, Vcc = 5.0V)

Parameter Name	Parameter	Test Conduction		MIN.	TYP (1)	MAX	Unit
V <sub>IL</sub>	Guaranteed Input Low Voltage <sup>(3)</sup>			-0.3		0.8	V
ViH	Guaranteed Input High Voltage <sup>(2)</sup>			2.2		Vcc+0 .5	V
IIL	Input Leakage Current	Vcc=MAX, Vin=0 to Vcc		-1		1	uA
loL	Output Leakage Current	Vcc=MAX, /CE=Vin, or /OE=Vin, Vio=0V to Vcc		-1		1	uA
VoL	Output Low Voltage	V <sub>CC</sub> =MAX, I <sub>OL</sub> = 2mA				0.4	V
Vон	Output High Voltage	Vcc=MIN., IoH = -1mA		2.4			V
	Operating Power	/CE=V <sub>IL</sub> , I <sub>DQ</sub> =0mA,	45ns			20	
Icc	Supply Current	F=F <sub>MAX</sub> <sup>(2)</sup>	55ns			20	mΑ
	Supply Cullett	70 T=FMAX\-	70ns			15	
Іссѕв	Standby Supply - TTL	/CE=V <sub>IH</sub> , I <sub>DQ</sub> =0mA	,			0.3	mA



#### 256k Word x 16 bit

## CS16LV41965

lo	CCSB1	Standby Current -CMOS	/CE≧Vcc-0.2V, VIN≧Vcc-0.2V or VIN≦0.2V		2	8	uA	
----	-------	-----------------------	---	--	---	---	----	--

- 1. Typical characteristics are measured at Vcc=5V,  $T_A$ =25 $^{\circ}$ C and not 100% tested
- 2. Overshoot: VCC +2.0V in case of pulse width ≤20ns.
- 3. Undershoot: 2.0V in case of pulse width ≤20ns.
- 4. Overshoot and undershoot are sampled, not 100% tested.

### **OPERATING RANGE**


Range	Ambient Temperature	Vcc	
Commercial	0~70°C	4.5V ~ 5.5V	
Industrial	-40~85°C	4.5V ~ 5.5V	

## DATA RETENTION CHARACTERISTICS (TA = 0°C to + 70°C)


Parameter Name	Parameter	Test Conduction	MIN.	TYP	MAX	Unit
Vdr	Vcc for Data Retention	/CE≧Vcc-0.2V, Vin≧Vcc-0.2V	1.5			V
V DR	Vec for Bata Neterition	or Vın≦0.2V	1.0			v
	Data Retention	Data Retention /CE≧Vcc-0.2V, Vcc=1.5V V <sub>IN</sub> ≥				
ICCDR	Current	Vcc-0.2V or Vin≦0.2V		2	6	uA
T <sub>CDR</sub>	Chip Deselect to Data		0			ns
· ODIX	Retention Time	See Retention Waveform				
t <sub>R</sub>	Operation Recovery	Jee Netention Wavelonii	t <sub>RC</sub>			ns
· CK	Time		·KC			113

256k Word x 16 bit

# LOW Vcc DATA RETENTION WAVEFORM (1) (/CE Controlled)



## LOW Vcc DATA RETENTION WAVEFORM (2) (/UB, /LB Controlled)



## CAPACITANCE (1) (T<sub>A</sub> = 25°C, f =1.0 MHz)

Symbol	Parameter	Conditions	MAX.	Unit
Cin	Input Capacitance	V <sub>IN</sub> =0V	6	pF
C <sub>DQ</sub>	Input/Output Capacitance	V <sub>I/O</sub> =0V	8	pF

This parameter is guaranteed and not tested.



256k Word x 16 bit

CS16LV41965


### **AC TEST CONDITIONS**


Input Pulse Levels	Vcc/0V
Input Rise and Fall	3ns
Times	3118
Input and Output	
TiMin.g Reference	0.5Vcc
Level	
Output Load	See FIGURE
Output Load	1A and 1B

### **KEY TO SWITCHING WAVEFORMS**

WAVEFORMS	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGE STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE OFF STATE

#### **AC TEST LOADS AND WAVEFORMS**







256k Word x 16 bit

CS16LV41965

## AC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C$ to + $70^{\circ}C$ , $V_{CC} = 5.0V$ )

#### < READ CYCLE >

Parameter	Description	-45		-55		-70		Unit
Name	Description	MIN.	MAX	MIN.	MAX	MIN.	MAX	Unit
trc	Read Cycle Time	45		55		70		ns
t <sub>AA</sub>	Address Access Time		45		55		70	ns
tacs	Chip Select Access Time (/CE)		45		55		70	ns
<b>t</b> BA	Data Byte Control Access Time (/LB, /UB)		45		55		70	ns
toe	Output Enable to Output Valid		22		25		35	ns
tclz	Chip Select to Output Low Z (/CE)	10		10		10		ns
t <sub>BE</sub>	Data Byte Control to Output Low Z (/LB, /UB)	5		5		5		ns
toLz	Output Enable to Output in Low Z	5		5		5		ns
tcHZ	Chip Deselect to Output in High Z (/CE)	0	18	0	20	0	25	ns
t <sub>BDO</sub>	Data Byte Control to Output High Z (/LB, /UB)		18	0	20	0	25	ns
tonz	Output Disable to Output in High Z		18	0	20	0	25	ns
tон	Out Disable to Address Change	10		10		10		ns

#### NOTES:

- /WE is high in read Cycle.
- 2. Device is continuously selected when  $/CE = V_{IL}$ .
- 3. Address valid prior to or coincident with CE transition low.
- 4.  $/OE = V_{IL}$
- 5. Transition is measured ±500mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.




256k Word x 16 bit


CS16LV41965

### **SWITCHING WAVEFORMS (READ CYCLE)**


### **READ CYCLE 1.** (1, 2, 4)



## **READ CYCLE 2.** (1, 3, 4)



### READ CYCLE 3. (1, 4)




## AC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 0 °Cto + 70°C, V<sub>CC</sub> = 5.0V)

#### < WRITE CYCLE >


Parameter	Decembries	-4	<b>45</b>	-55		-70		l lm:4
Name	Description	MIN.	MAX	MIN.	MAX	MIN.	MAX	Unit
twc	Write Cycle Time	45		55		70		ns
tcw	Chip Select to End of Write	35		45		60		ns
<b>t</b> as	Address Setup Time	0		0		0		ns
taw	Address Valid to End of Write	35		45		60		ns
twp	Write Pulse Width	35		40		50		ns
twr1	Write Recovery Time (/CE, /WE)	0		0		0		ns
l t <sub>BW</sub>	Data Byte Control to End of Write(/LB, /UB)	35		45		60		ns
twnz	Write to Output in High Z		18		20		25	ns
tow	Data to Write Time Overlap	25		25		30		ns
tон	Data Hold from Write Time	0		0		0		ns
tow	End of Write to Output Active	5		5		5		ns

## ■ SWITCHING WAVEFORMS (WRITE CYCLE)


### WRITE CYCLE 1. (/WE Controlled)



## WRITE CYCLE 2. (/CE1 and CE2 Controlled)



## WRITE CYCLE 3. (/UB and /LB Controlled)



#### NOTES:

- 1.  $T_{AS}$  is measured from the address valid to the beginning of write.
- 2. The internal write time of the memory is defined by the overlap of /CE and /WE low. All signals must be active to initiate a write and




#### 256k Word x 16 bit

CS16LV41965

any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.

- 3. TWR is measured from the earliest of /CE or /WE or (/UB and ,or /LB) going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the /CE low transition occurs simultaneously with the /WE low transitions or after the /WE transition, output remain in a high impedance state.
- 6. /OE is continuously low (/OE = VIL).
- 7. DOUT is the same phase of write data of this write cycle.
- 8. DOUT is the read data of next address.
- 9. If /CE is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- Transition is measured ±500mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. TCW is measured from the later of /CE going low to the end of write.


#### ORDER INFORMATION





Note: Package material code "P" & "R" meets ROHS.


## **PACKAGE OUTLINE**

### **44L TSOP2-400MIL**









#### SECTION A-A


Note: Plating thickness spec: 0.3 mil ~ 0.8 mil.

SY	MBOL	A	A1	A2	b	b1	c	c1	D	Е	E1	e	L	L1	у	Θ
UNIT				112	Ü	01		0.1	_	-	2.		_	2.1	,	)
	Min.	1.00	0.05	0.95	0.30	0.30	0.12	0.12	18.31	10.06	11.56	0.70	0.40	0.70	-	0°
mm	Nom.	1.10	0.10	1.00	ı	ı	ı	ı	18.41	10.16	11.76	0.80	0.50	0.80	ı	ı
	Max.	1.20	0.15	1.05	0.45	0.40	0.21	0.16	18.51	10.26	11.96	0.90	0.60	0.90	0.1	8°
	Min.	0.0393	0.002	0.037	0.012	0.012	0.005	0.005	0.721	0.396	0.455	0.0275	0.0157	0.0275	ı	00
inch	Nom.	0.0433	0.004	0.039	-	-	1	_	0.725	0.400	0.463	0.0315	0.0197	0.0315	-	1
	Max.	0.0473	0.006	0.041	0.018	0.016	0.008	0.006	0.729	0.404	0.471	0.0355	0.0237	0.0355	0.004	8°


256k Word x 16 bit


CS16LV41965

### 48 ball TFBGA-6x8mm



BAL	BALL PITCH e = 0.75								
D	Ε	N	D1	E1					
8.0	6.0	48	5,25	3.75					





TOP VIEW

#### NOTES

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2. PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3. SYMBOL 'N' IS THE NUMBER OF SOLDER BALLS.