



# High Speed Super Low Power SRAM

1M Words By 8 bit

**CS18LV81923**

---

## Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Issue Date</u>
2.0	Initial issue	2007/08/23



# High Speed Super Low Power SRAM

1M Words By 8 bit

CS18LV81923

## ■ PRODUCT DESCRIPTION

The CS18LV81923 is a high performance, high speed, low power CMOS Static Random Access Memory organized as 1M words by 8 bits and operates from a wide range of 2.7 to 3.6V supply voltage. Advanced 0.15um Full CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.3uA and maximum access time of 55/70ns in 3.0V operation. Easy memory expansion is provided by an active LOW chip enable1 (/CE1), active HIGH chip enable2 (CE2) and active LOW output enable (/OE) and three-state output drivers.

The CS18LV81923 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The CS18LV81923 is available in Jedec standard 44L TSOP 2 package.


## ■ FEATURES

- Low operation voltage: 2.7 ~ 3.6V
- Ultra low power consumption:  
Vcc = 3.0V: 25mA (Typ.) operating current, 0.3uA (Typ.) CMOS standby current
- High speed access time: 55/70ns (Max.) at Vcc = 3.0V.
- Automatic power down when chip is deselected.
- Three state outputs and TTL compatible.
- Data retention supply voltage as low as 1.5V.
- Easy expansion with /CE1&CE2 and /OE options.


## ■ PRODUCT FAMILY

Product Family	Operating Temp	Vcc. Range	Speed (ns)	Standby (Typ.)	Package Type
CS18LV81923	0 ~ 70°C	2.7 ~ 3.6	55/70	0.3 uA (V <sub>CC</sub> = 3.0V)	Dice 44 TSOP 2-400mil
	-40 ~ 85°C			0.3 uA (V <sub>CC</sub> = 3.0V)	

### ■ PIN CONFIGURATIONS



### ■ FUNCTIONAL BLOCK DIAGRAM



### ■ PIN DESCRIPTIONS

Name	Type	Function
<b>A0 – A19</b>	Input	20 address inputs for selecting one of the 1M x 8 bit words in the RAM
<b>/CE1 &amp; CE2</b>	Input	/CE1 is active LOW and CE2 is active high. Chip enable must be active when data read from or write to the device. If chip enable is not active, the device is deselected and in a standby power mode. The I/O pins will be in high impedance state when the device is deselected.
<b>/WE</b>	Input	The Write enable input is active LOW. It controls read and write operations. With the chip selected, when /WE is HIGH and /OE is LOW, output data will be present on the I/O pins, when /WE is LOW, the data present on the I/O pins will be written into the selected memory location.
<b>/OE</b>	Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the I/O pins and they will be enabled. The I/O pins will be in the high impedance state when /OE is inactive.
<b>I/O0~I/O7</b>	I/O	These 8 bi-directional ports are used to read data from or write data into the RAM.
<b>V<sub>CC</sub></b>	Power	Power Supply
<b>V<sub>SS</sub></b>	Power	Ground



# High Speed Super Low Power SRAM

1M Words By 8 bit

CS18LV81923

## ■ TRUTH TABLE

MODE	/CE1	CE2	/WE	/OE	I/O0~I/O7	Vcc Current
Standby	H	X	X	X	High Z	$I_{CCSB}, I_{CCSB1}$
	X	L	X	X	High Z	$I_{CCSB}, I_{CCSB1}$
Output Disabled	L	H	H	H	High Z	$I_{CC}$
Read	L	H	H	L	$D_{OUT}$	$I_{CC}$
Write	L	H	L	X	$D_{IN}$	$I_{CC}$

Note: X means don't care.(Must be low or high state)

## ■ ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Parameter	Rating	Unit
$V_{IN}, V_{OUT}$	Voltage on Any Pin Relative to Vss	-0.2 to 3.6	V
$V_{CC}$	Voltage on Vcc supply Relative to Vss	-0.2 to 4.0	V
$T_A$	Operating Temperature	-40 to +85	°C
$P_D$	Power Dissipation	1.0	W

Stresses greater than those listed above “ABSOLUTE MAXIMUM RATINGS” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ■ OPERATING RANGE

Range	Ambient Temperature	$V_{CC}$
Commercial	0~70°C	2.7V ~ 3.6V
Industrial	-40~85°C	2.7V ~ 3.6V



■ **DC ELECTRICAL CHARACTERISTICS** ( $T_A = 0 \sim +70^\circ\text{C} / -40^\circ\text{C} \sim +85^\circ\text{C}$ ,  $V_{CC} = 3.0\text{V}$ )

Parameter Name	Parameter	Test Conduction	MIN	TYP <sup>(1)</sup>	MAX	Unit
$V_{IL}$	Guaranteed Input Low Voltage <sup>(2)</sup>		-0.2 <sup>(2)</sup>		0.6	V
$V_{IH}$	Guaranteed Input High Voltage <sup>(2)</sup>		2.2		$V_{CC}+0.2$ <sup>(2)</sup>	V
$I_{IL}$	Input Leakage Current	$V_{IN}=V_{SS}$ to $V_{CC}$	-1		1	$\mu\text{A}$
$I_{OL}$	Output Leakage Current	$/\text{CE}1=V_{IH}$ and $\text{CE}2=V_{IL}$ , or $/\text{OE}=V_{IH}$ or $/\text{WE}=V_{IL}$ or $V_{IO}=V_{SS}$ to $V_{CC}$	-1		1	$\mu\text{A}$
$V_{OL}$	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$			0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -1 \text{ mA}$	2.4			V
$I_{CC}$	Operating Power Supply Current	$/\text{CE}1=V_{IL}$ and $\text{CE}2=V_{IH}$ , $I_{IO}=0 \text{ mA}$ , $F=F_{MAX}$ <sup>(3)</sup>		25	35	mA
$I_{CCSB}$	Standby Supply -TTL	$/\text{CE}1=V_{IH}$ and $\text{CE}2=V_{IL}$ , Other pins= $V_{IH}$ or $V_{IL}$			0.5	mA
$I_{CCSB1}$	Standby Current-CMOS	$/\text{CE}1 \geq V_{CC}-0.2\text{V}$ or $\text{CE}2 \leq 0.2\text{V}$ , $V_{IN} \geq V_{CC}-0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$		0.3	15	$\mu\text{A}$

1. Typical characteristics are at  $T_A = 25^\circ\text{C}$ .
2. Overshoot:  $V_{CC}+2.0\text{V}$  in case of pulse width  $\leq 20\text{ns}$ ,  
Undershoot:-2.0V in case of pulse width  $\leq 20\text{ns}$   
Overshoot and undershoot are sampled, not 100% tested.
3.  $F_{max} = 1/t_{RC}$ .

■ **CAPACITANCE** <sup>(1)</sup> ( $T_A = 25^\circ\text{C}$ ,  $f = 1.0 \text{ MHz}$ )

Symbol	Parameter	Conditions	MAX.	Unit
$C_{IN}$	Input Capacitance	$V_{IN}=0\text{V}$	8	pF
$C_{IO}$	Input/Output Capacitance	$V_{IO}=0\text{V}$	10	pF


1. Capacitance is samples, not 100% tested.

■ DATA RETENTION CHARACTERISTICS (  $T_A = 0\sim+70^{\circ}\text{C} / -40^{\circ}\text{C}\sim+85^{\circ}\text{C}$  )


Parameter Name	Parameter	Test Conduction	MIN	TYP <sup>(1)</sup>	MAX	Unit
$V_{DR}$	$V_{CC}$ for Data Retention	$/CE1 \geq V_{CC}-0.2V$ or $CE2 \leq 0.2V$ , $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq 0.2V$	1.5			V
$I_{CCDR}$	Data Retention Current	$/CE1 \geq V_{CC}-0.2V$ or $CE2 \leq 0.2V$ , $V_{CC}=1.5V$ $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq 0.2V$		0.1	3	$\mu\text{A}$
$t_{SDR}$	Chip Deselect to Data Retention Time	See Retention Waveform	0			ns
$t_{RDR}$	Operation Recovery Time		$t_{RC}^{(2)}$			ns

- $V_{CC} = 3.0V, T_A = +25^{\circ}\text{C}$
- $t_{RC}$  = Read Cycle Time.

■ LOW  $V_{CC}$  DATA RETENTION WAVEFORM (1) (  $/CE1$  Controlled )








■ LOW  $V_{CC}$  DATA RETENTION WAVEFORM (2) (  $CE2$  Controlled )




### ■ AC TEST CONDITIONS

Input Pulse Levels	0.4V~2.4V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Level	1.5V
Output Load	See Below

### ■ KEY TO SWITCHING WAVEFORMS

WAVEFORMS	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGE STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE OFF STATE

### ■ AC TEST LOADS



1. Including scope and Jig capacitance
2.  $R_1=3070$  ohm,  $R_2=3150$  ohm
3.  $V_{TM}=2.8V$



# High Speed Super Low Power SRAM

1M Words By 8 bit

CS18LV81923

## ■ AC ELECTRICAL CHARACTERISTICS( $T_A = 0\sim+70^{\circ}\text{C} / -40^{\circ}\text{C}\sim+85^{\circ}\text{C}$ , $V_{CC} = 3.0\text{V}$ )

### < READ CYCLE >

JEDEC Parameter Name	Parameter Name	Description	55		70		Unit
			MIN	MAX	MIN	MAX	
$t_{AVAX}$	$t_{RC}$	Read Cycle Time	55		70		ns
$t_{AVQV}$	$t_{AA}$	Address Access Time		55		70	ns
$t_{ELQV}$	$t_{CO}$	Chip Select Access Time (/CE1, CE2)		55		70	ns
$t_{GLQV}$	$t_{OE}$	Output Enable to Output Valid		30		35	ns
$t_{ELQX}$	$t_{LZ}$	Chip Select to Output Low Z (/CE1, CE2)	5		5		ns
$t_{GLQX}$	$t_{OLZ}$	Output Enable to Output in Low Z	5		5		ns
$t_{EHQZ}$	$t_{HZ}$	Chip Deselect to Output in High Z (/CE1, CE2)	0	20	0	20	ns
$t_{GHQZ}$	$t_{OHZ}$	Output Disable to Output in High Z	0	20	0	20	ns
$t_{AXOX}$	$t_{OH}$	Out Disable to Address Change	10		10		ns

## ■ AC ELECTRICAL CHARACTERISTICS ( $T_A = 0\sim+70^{\circ}\text{C} / -40^{\circ}\text{C}\sim+85^{\circ}\text{C}$ , $V_{CC} = 3.0\text{V}$ )


### < WRITE CYCLE >

JEDEC Parameter Name	Parameter Name	Description	55		70		Unit
			MIN	MAX	MIN	MAX	
$t_{AVAX}$	$t_{WC}$	Write Cycle Time	55		70		ns
$t_{E1LWH}$	$t_{CW}$	Chip Select to End of Write	40		60		ns
$t_{AVWL}$	$t_{AS}$	Address Setup Time	0		0		ns
$t_{AVWH}$	$t_{AW}$	Address Valid to End of Write	45		60		ns
$t_{WLWH}$	$t_{WP}$	Write Pulse Width	45		55		ns
$t_{WHAX}$	$t_{WR}$	Write Recovery Time (/CE1, CE2, /WE)	0		0		ns
$t_{WLQZ}$	$t_{WHZ}$	Write to Output in High Z		20		20	ns
$t_{DVWH}$	$t_{DW}$	Data to Write Time Overlap	30		30		ns
$t_{WHDX}$	$t_{DH}$	Data Hold from Write Time	0		0		ns
$t_{WHOX}$	$t_{OW}$	End of Write to Output Active	5		5		ns




■ SWITCHING WAVEFORMS (READ CYCLE)

**TIMING WAVEFORM OF READ CYCLE(1)** (Address Controlled, /CE1=/OE=VIL, CE2=/WE=VIH)



**TIMING WAVEFORM OF READ CYCLE(2)** (/WE=VIH)




**NOTES:**


1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition,  $t_{HZ}(\text{Max.})$  is less than  $t_{LZ}(\text{Min.})$  both for a given device and from device to device interconnection.

■ SWITCHING WAVEFORMS (WRITE CYCLE)


TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE(2) (/CE1 Controlled)




**TIMING WAVEFORM OF WRITE CYCLE(3) (CE2 Controlled)**



**NOTES:**


1. A write occurs during the overlap( $t_{WP}$ ) of low /CE1, high CE2 and low /WE. A write begins when /CE1 goes low, CE2 goes high and /WE goes low. A write ends at the earliest transition when /CE1 goes high, CE2 goes low and /WE goes high. The  $t_{WP}$  is measured from the beginning of the write to the end of write.
2.  $t_{CW}$  is measured from the /CE1 going low or CE2 going low to end of write.
3.  $t_{AS}$  is measured from the address valid to the beginning of write.
4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as /CE1 or /WE going high or CE2 going low.

■ ORDER INFORMATION



Note: Package material code "R" meet RoHS.

■ PACKAGE DIMENSIONS: 44L TSOP 2-400mil



SYMBOL UNIT	A	A1	A2	b	b1	c	c1	D	E	E1	e	L	L1	y	θ	
mm	Min.	1.00	0.05	0.95	0.30	0.30	0.12	0.12	18.31	10.06	11.56	0.70	0.40	0.70	-	0°
	Nom.	1.10	0.10	1.00	-	-	-	-	18.41	10.16	11.76	0.80	0.50	0.80	-	-
	Max.	1.20	0.15	1.05	0.45	0.40	0.21	0.16	18.51	10.26	11.96	0.90	0.60	0.90	0.1	8°
inch	Min.	0.0393	0.002	0.037	0.012	0.012	0.005	0.005	0.721	0.396	0.455	0.0275	0.0157	0.0275	-	0°
	Nom.	0.0433	0.004	0.039	-	-	-	-	0.725	0.400	0.463	0.0315	0.0197	0.0315	-	-
	Max.	0.0473	0.006	0.041	0.018	0.016	0.008	0.006	0.729	0.404	0.471	0.0355	0.0237	0.0355	0.004	8°