

256k Word x 16 bit

## CS16LV40963

#### **Revision History**

Rev. No.	History	Issue Date	Remark
2.0	Initial issue with new naming rule	Jan.18,2005	
2.1	Remove 48TSOP package	Jan.11,2007	
2.2	Revise AC/DC Char.	Mar. 11, 2008	
2.3	Add 48 BGA_6x7mm	Jun. 25, 2008	

i

Rev. 2.3



#### 256k Word x 16 bit

# CS16LV40963

Rev. 2.3

GENERAL DESCRIPTION	1
FEATURES	1
Product Family	1
PIN CONFIGURATIONS	2
FUNCTIONAL BLOCK DIAGRAM	2
PIN DESCRIPTIONS	3
TRUTH TABLE	
ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>	4
DC ELECTRICAL CHARACTERISTICS $(T_A = 0 \text{ to } 70 \text{ C}, V_{CC} = 3.0 \text{ V})$	4
OPERATING RANGE	
DATA RETENTION CHARACTERISTICS $(T_A = 0 c to + 70 c)$	5
CAPACITANCE <sup>(1)</sup> (TA = 25°C, f =1.0 MHz)	6
AC TEST CONDITIONS	7
KEY TO SWITCHING WAVEFORMS	7
AC TEST LOADS AND WAVEFORMS	7
AC ELECTRICAL CHARACTERISTICS <sup>(T</sup> A = 0°C to + 70°C, V <sub>CC</sub> = 3V)	8
SWITCHING WAVEFORMS (READ CYCLE)	8
AC ELECTRICAL CHARACTERISTICS <sup>(T</sup> A = 0 °cto + 70°C, V <sub>CC</sub> = 3V)	10
ORDER INFORMATION	12
PACKAGE OUTLINE	13



256k Word x 16 bit

# CS16LV40963

Rev. 2.3

### **GENERAL DESCRIPTION**

The CS16LV40963 is a high performance, high speed, super low power CMOS Static Random Access Memory organized as 262,144 words by 16 bits and operates from a wide range of 2.7 to 3.6V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.50uA and maximum access time of 55/70ns in 3.0V operation. Easy memory expansion is provided by an active LOW chip enable (/CE) and active LOW output enable (/OE) and three-state output drivers.

The CS16LV40963 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The CS16LV40963 is available in JEDEC standard 44-pin TSOP 2 and 48-pin BGA package.

## FEATURES

- Low operation voltage : 2.7 ~ 3.6V
- Ultra low power consumption :
  - V<sub>CC</sub> = 3.0V, 3mA@1MHz (Typ.) operating current
  - 0.5uA (Typ.) CMOS standby current
- High speed access time: 55/70ns (Max.) at V<sub>CC</sub> = 3.0V.
- Automatic power down when chip is deselected.
- Three state outputs and TTL compatible, fully static operation
- Data retention supply voltage as low as 1.5V.
- Easy expansion with /CE and /OE options.

### **Product Family**

Product Family	Operating Temp	Vcc. Range (V)	Speed (ns)	Standby (Typ.)	Package Type
CS16LV40963	0~70°C	2.7~3.6	55/70	, , ,	44 TSOP 2-400mil
C310LV40903	-40~85°C	2.7~3.0	55/70		48 BGA_6x7mm Dice



256k Word x 16 bit

CS16LV40963

6

NC

DO

D2

Vcc


Vss

D6


D7

NC

#### **PIN CONFIGURATIONS**



### FUNCTIONAL BLOCK DIAGRAM





256k Word x 16 bit

# CS16LV40963

### **PIN DESCRIPTIONS**

Name	Туре	Function				
A0 – A17	Input	Address inputs for selecting one of the 262,144 x 16 bit words in the				
		RAM				
		/CE is active LOW. Chip enable must be active when data read from				
/CE	Input	or write to the device. If chip enable is not active, the device is				
	Input	deselected and in a standby power mode. The DQ pins will be in				
		high impedance state when the device is deselected.				
		The Write enable input is active LOW. It controls read and write				
		operations. With the chip selected, when /WE is HIGH and /OE i				
/WE	Input	LOW, output data will be present on the DQ pins, when /WE is				
		LOW, the data present on the DQ pins will be written into the				
		selected memory location.				
		The output enable input is active LOW. If the output enable is active				
/OE	Input	while the chip is selected and the write enable is inactive, data will				
/OE	Input	be present on the DQ pins and they will be enabled. The DQ pins				
		will be in the high impedance state when /OE is inactive.				
/LB and /UB	Input	Lower byte and upper byte data input/output control pins.				
		These 16 bi-directional ports are used to read data from or write				
DQ0~DQ15	I/O	data into the RAM.				
V <sub>CC</sub>	Power	Power Supply				
Gnd	Power	Ground				

### **TRUTH TABLE**

MODE	/CE	/WE	/OE	/LB	/UB	DQ0~7	DQ8~15	V <sub>CC</sub> Current
Standby	Х	Х	X	Н	Н	High Z	line 7	
Stanuby	Н	Х	Х	Х	Х	riigit Z	High Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>
Output Disabled	L	Н	Н	Х	Х	High Z	High Z	I <sub>CC</sub>
				L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	I <sub>CC</sub>
Read	L	н	L	Н	L	High Z	D <sub>OUT</sub>	I <sub>CC</sub>
				L	Н	D <sub>OUT</sub>	High Z	I <sub>CC</sub>
Write			х	L	L	D <sub>IN</sub>	D <sub>IN</sub>	I <sub>CC</sub>
vviite	L	L	^	Н	L	Х	D <sub>IN</sub>	I <sub>CC</sub>



256k Word x 16 bit

## CS16LV40963

L H D <sub>IN</sub> X I <sub>CC</sub>
---------------------------------------

# ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Parameter	Rating	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
T <sub>BIAS</sub>	Temperature Under Bias	-40 to +125	0 <sup>0</sup>
T <sub>STG</sub>	Storage Temperature	-60 to +150	OC
PT	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC Output Current	30	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# DC ELECTRICAL CHARACTERISTICS $(T_A = 0^{\circ} to 70^{\circ}, V_{CC} = 3.0V)$

Parameter Name	Parameter	Test Conduction	MIN	<b>TYP</b> (1)	MAX	Unit
VIL	Guaranteed Input Low Voltage		-0.5		0.8	V
V <sub>IH</sub>	Guaranteed Input High Voltage		2.0		V <sub>CC</sub> + 0.2	V
IIL	Input Leakage Current	$V_{CC}$ =MAX, $V_{IN}$ =0 to $V_{CC}$	-1		1	uA
I <sub>OL</sub>	Output Leakage Current	$V_{CC}$ =MAX, /CE=V <sub>IN</sub> , or /OE=V <sub>IN</sub> , V <sub>IO</sub> =0V to V <sub>CC</sub>	-1		1	uA
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> =MAX, I <sub>OL</sub> = 2mA			0.4	V
		V <sub>CC</sub> =MIN, I <sub>OH</sub> = -1mA	2.4			
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100uA	V <sub>CC</sub> -0.2			V
I <sub>CC</sub>	Operating Power Supply Current	/CE=V <sub>IL</sub> , $I_{DQ}$ =0mA, F=F <sub>MAX</sub> <sup>(2)</sup>			30	mA
I <sub>CCSB</sub>	Standby Supply - TTL	/CE=V <sub>IH</sub> , I <sub>DQ</sub> =0mA,			1	mA
I <sub>CCSB1</sub>	Standby Current -CMOS	/CE $\geq$ V <sub>CC</sub> -0.2V, V <sub>IN</sub> $\geq$		0.5	5	uA



256k Word x 16 bit

## CS16LV40963

V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≦0.2V				
--	--	--	--	--

1. Typical characteristics are at  $T_A = 25 \,^{\circ}{
m C}$ 

2.  $Fmax = 1/t_{RC.}$ 

### **OPERATING RANGE**

Range	Ambient Temperature	Vcc
Commercial	0~70°C	2.7V ~ 3.6V
Industrial	-40~85°C	2.7V ~ 3.6V

**1.** Overshoot :  $V_{CC}$  +2.0V in case of pulse width  $\leq$ 20ns.

2. Undershoot : - 2.0V in case of pulse width  $\leq$ 20ns.

3. Overshoot and undershoot are sampled, not 100% tested.

# DATA RETENTION CHARACTERISTICS $(T_A = 0^{\circ} to + 70^{\circ})$

Parameter Name	Parameter	Test Conduction	MIN	<b>TYP</b> (1)	МАХ	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	/CE≧V <sub>CC</sub> -0.2V, V <sub>IN</sub> ≧V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≦0.2V	1.5			V
I <sub>CCDR</sub>	Data Retention Current	/CE≧V <sub>CC</sub> -0.2V, V <sub>CC</sub> =1.5V V <sub>IN</sub> ≧ V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≦0.2V		0.3	2	uA
T <sub>CDR</sub>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub>	Operation Recovery Time	See Retention Waveform	t <sub>RC</sub> (2)			ns

1.  $V_{\rm CC=}$  3.0V,  $T_{\rm A}$  = + 25  $^{\circ}\!C$ 


2.  $t_{RC}$  (2) = Read Cycle Time.




256k Word x 16 bit

## CS16LV40963

### LOW V<sub>cc</sub> DATA RETENTION WAVEFORM (1) (/CE Controlled)



LOW V<sub>CC</sub> DATA RETENTION WAVEFORM (2) (/UB, /LB Controlled)



## CAPACITANCE <sup>(1)</sup> (TA = $25^{\circ}$ C, f = 1.0 MHz)

Symbol	Parameter	Conditions	MAX.	Unit			
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> =0V	6	pF			
C <sub>DQ</sub> Input/Output Capacitance		V <sub>I/O</sub> =0V	8	pF			
This parameter is g	This parameter is guaranteed and not tested.						

6



256k Word x 16 bit


## CS16LV40963

#### **AC TEST CONDITIONS**

<b>KEY TO S</b>	WITCHING \	WAVEFORMS
-----------------	------------	-----------

Input Pulse Levels	Vcc/0V	WAVEFORMS	INPUTS	OUTPUTS
Input Rise and Fall Times	5ns		MUST BE STEADY	MUST BE STEADY
Input and Output Timing Reference Level	0.5Vcc			WILL BE CHANGE
Output Load	See FIGURE 1A and 1B		FROM H TO L	FROM H TO L
			MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
			DON'T CARE ANY CHANGE PERMITTED	CHANGE STATE UNKNOWN
			DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE OFF STATE

### AC TEST LOADS AND WAVEFORMS



7



256k Word x 16 bit

## CS16LV40963

# AC ELECTRICAL CHARACTERISTICS $(T_A = 0^{\circ} to + 70^{\circ}, V_{CC} = 3V)$


JEDEC	Parameter	Description	-55		-70		Unit
Name	Name	Description	MIN	MAX	MIN	MAX	Unit
t <sub>AVAX</sub>	t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AVQV</sub>	t <sub>AA</sub>	Address Access Time		55		70	ns
t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Select Access Time (/CE)		55		70	ns
t <sub>BA</sub>	t <sub>BA</sub>	Data Byte Control Access Time (/LB, /UB)		55		70	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Output Valid		25		35	ns
t <sub>ELQX</sub>	t <sub>CLZ</sub>	Chip Select to Output Low Z (/CE)	10		10		ns
t <sub>BE</sub>	t <sub>BE</sub>	Data Byte Control to Output Low Z (/LB, /UB)	5		5		ns
t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output in Low Z	5		5		ns
t <sub>EHQZ</sub>	t <sub>CHZ</sub>	Chip Deselect to Output in High Z (/CE)	0	20	0	25	ns
t <sub>BDO</sub>	t <sub>BDO</sub>	Data Byte Control to Output High Z (/LB, /UB)	0	20	0	25	ns
t <sub>GHQZ</sub>	t <sub>OHZ</sub>	Output Disable to Output in High Z	0	20	0	25	ns
t <sub>AXOX</sub>	t <sub>OH</sub>	Out Disable to Address Change	10		10		ns

#### < READ CYCLE >

NOTES:

- 1. /WE is high in read Cycle.
- 2. Device is continuously selected when  $/CE = V_{IL}$ .
- 3. Address valid prior to or coincident with CE transition low.
- 4. /OE = V<sub>IL.</sub>
- Transition is measured ±500mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.

## SWITCHING WAVEFORMS (READ CYCLE)







256k Word x 16 bit

CS16LV40963

**READ CYCLE 2.** <sup>(1, 3, 4)</sup>



**READ CYCLE 3.** <sup>(1, 4)</sup>





256k Word x 16 bit

# CS16LV40963


# AC ELECTRICAL CHARACTERISTICS $(T_A = 0 \ \text{cto} + 70 \ \text{c}, V_{CC} = 3V)$

JEDEC	Parameter	Description	-55		-	Unit	
Name Name		Description	MIN	MAX	MIN	MAX	υπι
t <sub>AVAX</sub>	t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>E1LWH</sub>	t <sub>CW</sub>	Chip Select to End of Write	45		60		ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time	0		0		ns
t <sub>AVWH</sub>	t <sub>AW</sub>	Address Valid to End of Write	45		60		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Pulse Width	40		50		ns
t <sub>WHAX</sub>	t <sub>WR1</sub>	Write Recovery Time (/CE, /WE)	0		0		ns
t <sub>BW</sub>	t <sub>BW</sub>	Data Byte Control to End of Write(/LB, /UB)	45		60		ns
t <sub>WLQZ</sub>	t <sub>wHZ</sub>	Write to Output in High Z		25		30	ns
t <sub>DVWH</sub>	t <sub>DW</sub>	Data to Write Time Overlap	25		30		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold from Write Time	0		0		ns
t <sub>WHOX</sub>	t <sub>ow</sub>	End of Write to Output Active	5		5		ns

#### < WRITE CYCLE >

### SWITCHING WAVEFORMS (WRITE CYCLE)

#### WRITE CYCLE 1. (/WE Controlled)







256k Word x 16 bit

## CS16LV40963

#### WRITE CYCLE 2. (/CE1 and CE2 Controlled)



WRITE CYCLE 3. (/UB and /LB Controlled)



NOTES:

1.  $T_{AS}$  is measured from the address valid to the beginning of write.




256k Word x 16 bit

# CS16LV40963

- 2. The internal write time of the memory is defined by the overlap of /CE and /WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. TWR is measured from the earliest of /CE or /WE or (/UB and ,or /LB) going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the /CE low transition occurs simultaneously with the /WE low transitions or after the /WE transition, output remain in a high impedance state.
- 6. /OE is continuously low (/OE = VIL ).
- 7. DOUT is the same phase of write data of this write cycle.
- 8. DOUT is the read data of next address.
- 9. If /CE is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ±500mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. TCW is measured from the later of /CE going low to the end of write.

#### **ORDER INFORMATION**



Note: Package material code "P" & "R" meets ROHS.




256k Word x 16 bit

CS16LV40963

## PACKAGE OUTLINE

#### 44L TSOP2-400MIL



SECTION A-A

SY	MBOL		S. S.				2 A				~		0			
UNIT		A	Al	A2	b	b1	с	cl	D	Е	E1	c	L	LI	у	Θ
	Min.	1.00	0.05	0.95	0.30	0.30	0.12	0.12	18.31	10.06	11.56	0.70	0.40	0.70		0°
mm	Nom.	1.10	0.10	1.00	-	-	-	-	18.41	10.16	11.76	0.80	0.50	0.80	-	-
	Max.	1.20	0.15	1.05	0.45	0.40	0.21	0.16	18.51	10.26	11.96	0.90	0.60	0.90	0.1	8°
inch	Min.	0.0393	0.002	0.037	0.012	0.012	0.005	0.005	0.721	0.396	0.455	0.0275	0.0157	0.0275	1. <del>.</del>	0°
	Nom.	0.0433	0.004	0.039	- 344		<u>_</u>		0.725	0.400	0.463	0.0315	0.0197	0.0315	1	
	Max.	0.0473	0.006	0.041	0.018	0.016	0.008	0.006	0.729	0.404	0.471	0.0355	0.0237	0.0355	0.004	8°

Note: Plating thickness spec : 0.3 mil ~ 0.8 mil.



256k Word x 16 bit

## CS16LV40963

Rev. 2.3

#### 48 ball Mini BGA-6x7mm

